

# Fundamentals of MOSFET and IGBT Gate Driver Circuits

Laszlo Balogh

## ABSTRACT

The main purpose of this application report is to demonstrate a systematic approach to design high performance gate drive circuits for high speed switching applications. It is an informative collection of topics offering a “one-stop-shopping” to solve the most common design challenges. Therefore, it should be of interest to power electronics engineers at all levels of experience.

The most popular circuit solutions and their performance are analyzed, including the effect of parasitic components, transient and extreme operating conditions. The discussion builds from simple to more complex problems starting with an overview of MOSFET technology and switching operation. Design procedure for ground referenced and high side gate drive circuits, AC coupled and transformer isolated solutions are described in great details. A special section deals with the gate drive requirements of the MOSFETs in synchronous rectifier applications. For more information, see the [Overview for MOSFET and IGBT Gate Drivers](#) product page.

Several, step-by-step numerical design examples complement the application report.

This document is also available in Chinese: [MOSFET 和 IGBT 栅极驱动器电路的基本原理](#)

## Contents

1	Introduction .....	2
2	MOSFET Technology .....	2
3	Ground-Referenced Gate Drive .....	15
4	Synchronous Rectifier Drive .....	22
5	High-Side Non-Isolated Gate Drives.....	25
6	AC-Coupled Gate-Drive Circuits .....	36
7	Transformer-Coupled Gate Drives .....	38
8	Summary .....	45
9	References .....	47

## List of Figures

1	Power MOSFET Device Types .....	4
2	Power MOSFET Models .....	6
3	Simplified Clamped Inductive Switching Model.....	9
4	MOSFET Turn-On Time Intervals.....	10
5	MOSFET Turn-Off Time Intervals.....	11
6	Typical Gate Charge vs. Gate-to-Source Voltage .....	12
7	Gate-Drive Resonant Circuit Components.....	14
8	Direct Gate-Drive Circuit .....	15
9	Gate-Drive With Integrated Bipolar Transistors .....	17
10	Bipolar Totem-Pole MOSFET Driver .....	17
11	MOSFET-Based Totem-Pole Driver .....	18
12	Simple Turn-Off Speed Enhancement Circuit .....	19
13	Local pnp Turn-Off Circuit.....	20
14	Local NPN Self-Biasing Turn-Off Circuit .....	20
15	Improved N-Channel MOSFET-Based Turn-off Circuit .....	21

16	Simplified Synchronous Rectification Model .....	22
17	Synchronous Switching Model .....	24
18	Direct Drive for P-Channel MOSFET .....	26
19	Open Collector Drive for PMOS Device .....	26
20	Level-Shifted P-Channel MOSFET Driver .....	27
21	Direct Drive of N-Channel MOSFET .....	28
22	Turn-Off of High-Side N-Channel MOSFET .....	29
23	Integrated Bootstrap Driver .....	30
24	Integrated Bootstrap Driver .....	31
25	Typical Level-Shifter in High-Voltage Driver IC .....	31
26	High Voltage Driver IC for Bootstrap Gate Drive.....	32
27	Protecting the SRC Pin.....	32
28	Bootstrap Bypassing Example.....	33
29	Bootstrap Start-Up Circuit .....	34
30	Capacitive Currents in High-Side Applications .....	35
31	Capacitively-Coupled MOSFET Gate Drive .....	36
32	Normalized Coupling Capacitor Voltage as a Function of Duty Ratio.....	37
33	Single-Ended Transformer-Coupled Gate Drive .....	39
34	Driver Output Current With Transformer-Coupled Gate Drive .....	40
35	DC Restore Circuit in Transformer-Coupled Gate Drive .....	41
36	Gate-Drive Transformer Volt-second Product vs. Duty Ratio .....	42
37	Power and Control Transmission With One Transformer.....	43
38	Power and Control Transmission With One Transformer.....	43
39	Push-Pull Type Half-Bridge Gate Drive .....	44
40	Push-Pull Type Half-Bridge Gate Drive .....	45

## Trademarks

All trademarks are the property of their respective owners.

## 1 Introduction

MOSFET – is an acronym for Metal Oxide Semiconductor Field Effect Transistor and it is the key component in high frequency, high efficiency switching applications across the electronics industry. It might be surprising, but FET technology was invented in 1930, some 20 years before the bipolar transistor. The first signal level FET transistors were built in the late 1950’s while power MOSFETs have been available from the mid 70’s. Today, millions of MOSFET transistors are integrated in modern electronic components, from microprocessors, through “discrete” power transistors.

The focus of this topic is the gate drive requirements of the power MOSFET in various switch mode power conversion applications.

## 2 MOSFET Technology


The bipolar and the MOSFET transistors exploit the same operating principle. Fundamentally, both type of transistors are charge controlled devices, which means that their output current is proportional to the charge established in the semiconductor by the control electrode. When these devices are used as switches, both must be driven from a low impedance source capable of sourcing and sinking sufficient current to provide for fast insertion and extraction of the controlling charge. From this point of view, the MOSFETs have to be driven just as “hard” during turn-on and turn-off as a bipolar transistor to achieve comparable switching speeds. Theoretically, the switching speeds of the bipolar and MOSFET devices are close to identical, determined by the time required for the charge carriers to travel across the semiconductor region. Typical values in power devices are approximately 20 to 200 picoseconds depending on the size of the device.

The popularity and proliferation of MOSFET technology for digital and power applications is driven by two of their major advantages over the bipolar junction transistors. One of these benefits is the ease of use of the MOSFET devices in high frequency switching applications. The MOSFET transistors are simpler to drive because their control electrode is isolated from the current conducting silicon, therefore a continuous ON current is not required. Once the MOSFET transistors are turned-on, their drive current is practically zero. Also, the controlling charge and accordingly the storage time in the MOSFET transistors is greatly reduced. This basically eliminates the design trade-off between on state voltage drop, which is inversely proportional to excess control charge, and turn-off time. As a result, MOSFET technology promises to use much simpler and more efficient drive circuits with significant economic benefits compared to bipolar devices.

Furthermore, it is especially important to highlight for power applications, that MOSFETs have a resistive nature. The voltage drop across the drain source terminals of a MOSFET is a linear function of the current flowing in the semiconductor. This linear relationship is characterized by the  $R_{DS(on)}$  of the MOSFET and known as the on-resistance. On-resistance is constant for a given gate-to-source voltage and temperature of the device. As opposed to the  $-2.2\text{mV}/^\circ\text{C}$  temperature coefficient of a p-n junction, the MOSFETs exhibit a positive temperature coefficient of approximately  $0.7\%/^\circ\text{C}$  to  $1\%/^\circ\text{C}$ . This positive temperature coefficient of the MOSFET makes it an ideal candidate for parallel operation in higher power applications where using a single device would not be practical or possible. Due to the positive TC of the channel resistance, parallel connected MOSFETs tend to share the current evenly among themselves. This current sharing works automatically in MOSFETs since the positive TC acts as a slow negative feedback system. The device carrying a higher current will heat up more – don't forget that the drain to source voltages are equal – and the higher temperature will increase its  $R_{DS(on)}$  value. The increasing resistance will cause the current to decrease, therefore the temperature to drop. Eventually, an equilibrium is reached where the parallel connected devices carry similar current levels. Initial tolerance in  $R_{DS(on)}$  values and different junction to ambient thermal resistances can cause significant – up to 30% – error in current distribution.

## 2.1 Device Types

Almost all manufacturers have their unique twist on how to manufacture the best power MOSFETs, but all of these devices on the market can be categorized into three basic device types. These are illustrated in Figure 1.



**Figure 1. Power MOSFET Device Types**

Double-diffused MOS transistors were introduced in the 1970's for power applications and evolved continuously during the years. Using polycrystalline silicon gate structures and self-aligning processes, higher density integration and rapid reduction in capacitances became possible.

The next significant advancement was offered by the V-groove or trench technology to further increase cell density in power MOSFET devices. The better performance and denser integration do not come free; however, as trench MOS devices are more difficult to manufacture.

The lateral power MOSFETs have significantly lower capacitances, therefore, they can switch much faster and they require much less gate drive power.

## 2.2 MOSFET Models


There are numerous models available to illustrate how the MOSFET works, nevertheless finding the right representation might be difficult. Most of the MOSFET manufacturers provide Spice and/or Saber models for their devices, but these models say very little about the application traps designers have to face in practice. They provide even fewer clues how to solve the most common design challenges.

A really useful MOSFET model that describes all important properties of the device from an application point of view would be very complicated. On the other hand, very simple and meaningful models can be derived of the MOSFET transistor if we limit the applicability of the model to certain problem areas.

The first model in [Figure 2](#) is based on the actual structure of the MOSFET device and can be used mainly for DC analysis. The MOSFET symbol in [Figure 2a](#) represents the channel resistance and the JFET corresponds to the resistance of the epitaxial layer. The length, therefore, the resistance of the epi layer is a function of the voltage rating of the device as high voltage MOSFETs require thicker epitaxial layer.

[Figure 2b](#) can be used very effectively to model the  $dv/dt$  induced breakdown characteristic of a MOSFET. It shows both main breakdown mechanisms, namely the  $dv/dt$  induced turn-on of the parasitic bipolar transistor present in all power MOSFETs and the  $dv/dt$  induced turn-on of the channel, as a function of the gate terminating impedance. Modern power MOSFETs are practically immune to  $dv/dt$  triggering of the parasitic npn transistor due to manufacturing improvements to reduce the resistance between the base and emitter regions.

It must be mentioned also that the parasitic bipolar transistor plays another important role. Its base – collector junction is the famous body diode of the MOSFET.



**Figure 2. Power MOSFET Models**

Figure 2c is the switching model of the MOSFET. The most important parasitic components that influence switching performance are shown in this model. Their respective roles are discussed in Section 2.3, which is dedicated to the switching procedure of the device.

### 2.3 MOSFET Critical Parameters

When switch mode operation of the MOSFET is considered, the goal is to switch between the lowest and highest resistance states of the device in the shortest possible time. Since the practical switching times of the MOSFETs (approximately 10 ns to 60 ns) is at least two to three orders of magnitude longer than the theoretical switching time (approximately 50 ps to 200 ps), it seems important to understand the discrepancy. Referring back to the MOSFET models in Figure 2, note that all models include three capacitors connected between the three terminals of the device. Ultimately, the switching performance of the MOSFET transistor is determined by how quickly the voltages can be changed across these capacitors.

Therefore, in high speed switching applications, the most important parameters are the parasitic capacitances of the device. Two of these capacitors, the  $C_{GS}$  and  $C_{GD}$  capacitors correspond to the actual geometry of the device while the  $C_{DS}$  capacitor is the capacitance of the base collector diode of the parasitic bipolar transistor (body diode).

The  $C_{GS}$  capacitor is formed by the overlap of the source and channel region by the gate electrode. Its value is defined by the actual geometry of the regions and stays constant (linear) under different operating conditions.

The  $C_{GD}$  capacitor is the result of two effects. Part of it is the overlap of the JFET region and the gate electrode in addition to the capacitance of the depletion region, which is non-linear. The equivalent  $C_{GD}$  capacitance is a function of the drain source voltage of the device approximated by [Equation 1](#).

$$C_{GD} \approx \frac{C_{GD,0}}{1 + K_1 \times \sqrt{V_{DS}}} \quad (1)$$

The  $C_{DS}$  capacitor is also non-linear since it is the junction capacitance of the body diode. Its voltage dependence can be described as shown in [Equation 2](#).

$$C_{DS} \approx \frac{C_{DS,0}}{K_2 \times \sqrt{V_{DS}}} \quad (2)$$

Unfortunately, non of the above mentioned capacitance values are defined directly in the transistor data sheets. Their values are given indirectly by the  $C_{ISS}$ ,  $C_{RSS}$ , and  $C_{OSS}$  capacitor values and must be calculated as shown in [Equation 3](#):

$$C_{GD} = C_{RSS}$$

$$C_{GS} = C_{ISS} - C_{RSS}$$

$$C_{DS} = C_{OSS} - C_{RSS} \quad (3)$$

Further complication is caused by the  $C_{GD}$  capacitor in switching applications because it is placed in the feedback path between the input and output of the device. Accordingly, its effective value in switching applications can be much larger depending on the drain source voltage of the MOSFET. This phenomenon is called the “Miller” effect and it can be expressed as shown in [Equation 4](#).

$$C_{GD,eqv} = (1 + g_{fs} \times R_L) \times C_{GD} \quad (4)$$

Since the  $C_{GD}$  and  $C_{DS}$  capacitors are voltage dependent, the data sheet numbers are valid only at the test conditions listed. The relevant average capacitances for a certain application have to be calculated based on the required charge to establish the actual voltage change across the capacitors. For most power MOSFETs the approximations shown in [Equation 5](#).

$$C_{GD,ave} = 2 \times C_{RSS,spec} \times \sqrt{\frac{V_{DS,spec}}{V_{DS,off}}}$$

$$C_{OSS,ave} = 2 \times C_{OSS,spec} \times \sqrt{\frac{V_{DS,spec}}{V_{DS,off}}} \quad (5)$$

The next important parameter to mention is the gate mesh resistance,  $R_{G,I}$ . This parasitic resistance describes the resistance associated by the gate signal distribution within the device. Its importance is very significant in high speed switching applications because it is in between the driver and the input capacitor of the device, directly impeding the switching times and the  $dv/dt$  immunity of the MOSFET. This effect is recognized in the industry, whereas, real high speed devices like RF MOSFET transistors use metal gate electrodes instead of the higher resistance polysilicon gate mesh for gate signal distribution. The  $R_{G,I}$  resistance is not specified in the data sheets, but in certain applications it can be a very important characteristic of the device. Appendix A4 shows a typical measurement setup to determine the internal gate resistor value with an impedance bridge.

Obviously, the gate threshold voltage is also a critical characteristic. It is important to note that the data sheet  $V_{TH}$  value is defined at 25°C and at a very low current, typically at 250  $\mu$ A. Therefore, it is not equal to the Miller plateau region of the commonly known gate switching waveform. Another rarely mentioned fact about  $V_{TH}$  is its approximately  $-7$  mV/°C temperature coefficient. It has particular significance in gate drive circuits designed for logic level MOSFET where  $V_{TH}$  is already low under the usual test conditions. Since MOSFETs usually operate at elevated temperatures, proper gate drive design must account for the lower  $V_{TH}$  when turn-off time, and  $dv/dt$  immunity is calculated as shown in [Seminar 1400 Topic 2 Appendix A/F Est MOSFET Parameters from the Data Sheet](#).

The transconductance of the MOSFET is its small signal gain in the linear region of its operation. It is important to point out that every time the MOSFET is turned-on or turned-off, it must go through its linear operating mode where the current is determined by the gate-to-source voltage. The transconductance,  $g_{fs}$ , is the small signal relationship between drain current and gate-to-source voltage as shown in [Equation 6](#).

$$g_{fs} = \frac{dI_D}{dV_{GS}} \quad (6)$$

Accordingly, the maximum current of the MOSFET in the linear region is shown in [Equation 7](#).

$$I_D = (V_{GS} - V_{th}) \times g_{fs} \quad (7)$$

Rearranging this equation for  $V_{GS}$  yields the approximate value of the Miller plateau as a function of the drain current as shown in [Equation 8](#).

$$V_{GS,Miller} = V_{th} + \frac{I_D}{g_{fs}} \quad (8)$$


Other important parameters like the source inductance ( $L_s$ ) and drain inductance ( $L_d$ ) exhibit significant restrictions in switching performance. Typical  $L_s$  and  $L_d$  values are listed in the data sheets, and they are mainly dependant on the package type of the transistor. Their effects can be investigated together with the external parasitic components usually associated with layout and with accompanying external circuit elements like leakage inductance, a current sense resistor, and so forth.

For completeness, the external series gate resistor and the MOSFET driver's output impedance must be mentioned as determining factors in high performance gate drive designs as they have a profound effect on switching speeds and consequently on switching losses.



## 2.4 Switching Applications

Now, that all the players are identified, the actual switching behavior of the MOSFET transistors needs to be investigated. To gain a better understanding of the fundamental procedure, the parasitic inductances of the circuit will be neglected. Later their respective effects on the basic operation will be analyzed individually. Furthermore, the following descriptions relate to clamped inductive switching because most MOSFET transistors and high speed gate drive circuits used in switch mode power supplies work in that operating mode.




**Figure 3. Simplified Clamped Inductive Switching Model**

The simplest model of clamped inductive switching is shown in [Figure 3](#), where the DC current source represents the inductor. Its current can be considered constant during the short switching interval. The diode provides a path for the current during the off time of the MOSFET and clamps the drain terminal of the device to the output voltage symbolized by the battery.

## 2.5 Turn-On Procedure

The turn-on event of the MOSFET transistor can be divided into four intervals as depicted in Figure 4.



**Figure 4. MOSFET Turn-On Time Intervals**

In the first step, the input capacitance of the device is charged from 0 V to  $V_{TH}$ . During this interval most of the gate current is charging the  $C_{GS}$  capacitor. A small current is flowing through the  $C_{GD}$  capacitor, too. As the voltage increases at the gate terminal and the  $C_{GD}$  capacitor's voltage has to be slightly reduced. This period is called the turn-on delay, because both the drain current and the drain voltage of the device remain unchanged.

Once the gate is charged to the threshold level, the MOSFET is ready to carry current. In the second interval, the gate is rising from  $V_{TH}$  to the Miller plateau level,  $V_{GS,Miller}$ . This is the linear operation of the device when current is proportional to the gate voltage. On the gate side, current is flowing into the  $C_{GS}$  and  $C_{GD}$  capacitors just like in the first time interval and the  $V_{GS}$  voltage is increasing. On the output side of the device, the drain current is increasing, while the drain-to-source voltage stays at the previous level ( $V_{DS,off}$ ). This can be understood looking at the schematic in Figure 3. Until all the current is transferred into the MOSFET and the diode is turned-off completely to be able to block reverse voltage across its pn junction, the drain voltage must stay at the output voltage level.

Entering into the third period of the turn-on procedure the gate is already charged to the sufficient voltage ( $V_{GS,Miller}$ ) to carry the entire load current and the rectifier diode is turned off. That now allows the drain voltage to fall. While the drain voltage falls across the device, the gate-to-source voltage stays steady. This is the Miller plateau region in the gate voltage waveform. All the gate current available from the driver is diverted to discharge the  $C_{GD}$  capacitor to facilitate the rapid voltage change across the drain-to-source terminals. The drain current of the device stays constant since it is now limited by the external circuitry, that is, the DC current source.

The last step of the turn-on is to fully enhance the conducting channel of the MOSFET by applying a higher gate drive voltage. The final amplitude of  $V_{GS}$  determines the ultimate on-resistance of the device during its on-time. Therefore, in this fourth interval,  $V_{GS}$  is increased from  $V_{GS,Miller}$  to its final value,  $V_{DRV}$ . This is accomplished by charging the  $C_{GS}$  and  $C_{GD}$  capacitors, thus gate current is now split between the two components. While these capacitors are being charged, the drain current is still constant, and the drain-to-source voltage is slightly decreasing as the on resistance of the device is being reduced.

## 2.6 Turn-Off Procedure

The description of the turn-off procedure for the MOSFET transistor is basically back tracking the turn-on steps from the previous section. Start with  $V_{GS}$  being equal to  $V_{DRV}$  and the current in the device is the full load current represented by  $I_{DC}$  in Figure 3. The drain-to-source voltage is being defined by  $I_{DC}$  and the  $R_{DS(on)}$  of the MOSFET. The four turn-off steps are shown in Figure 5. for completeness.




Figure 5. MOSFET Turn-Off Time Intervals

The first time interval is the turn-off delay that is required to discharge the  $C_{ISS}$  capacitance from its initial value to the Miller plateau level. During this time, the gate current is supplied by the  $C_{ISS}$  capacitor itself and it is flowing through the  $C_{GS}$  and  $C_{GD}$  capacitors of the MOSFET. The drain voltage of the device is slightly increasing as the overdrive voltage is diminishing. The current in the drain is unchanged.

In the second period, the drain-to-source voltage of the MOSFET rises from  $I_{D} \cdot R_{DS(on)}$  to the final  $V_{DS,off}$  level, where it is clamped to the output voltage by the rectifier diode according to the simplified schematic of Figure 3. During this time period, which corresponds to the Miller plateau in the gate voltage waveform, the gate current is strictly the charging current of the  $C_{GD}$  capacitor because the gate-to-source voltage is constant. This current is provided by the bypass capacitor of the power stage and it is subtracted from the drain current. The total drain current still equals the load current, that is, the inductor current represented by the DC current source in Figure 3.

The beginning of the third time interval is signified by the turn-on of the diode, thus providing an alternative route to the load current. The gate voltage resumes falling from  $V_{GS,Miller}$  to  $V_{TH}$ . The majority of the gate current is coming out of the  $C_{GS}$  capacitor, because the  $C_{GD}$  capacitor is virtually fully charged from the previous time interval. The MOSFET is in linear operation and the declining gate-to-source voltage causes the drain current to decrease and reach near zero by the end of this interval. Meanwhile the drain voltage is steady at  $V_{DS,off}$  due to the forward biased rectifier diode.

The last step of the turn-off procedure is to fully discharge the input capacitors of the device.  $V_{GS}$  is further reduced until it reaches 0 V. The bigger portion of the gate current, similarly to the third turn-off time interval, supplied by the  $C_{GS}$  capacitor. The drain current and the drain voltage in the device are unchanged.


Summarizing the results, it can be concluded that the MOSFET transistor can be switched between its highest and lowest impedance states (either, turn-on or turn-off) in four time intervals. The lengths of all four time intervals are a function of the parasitic capacitance values, the required voltage change across them and the available gate drive current. This emphasizes the importance of the proper component selection and optimum gate drive design for high speed, high frequency switching applications.

Unfortunately, these numbers correspond to the specific test conditions and to resistive loads, making the comparison of different manufacturers' products difficult. Also, switching performance in practical applications with clamped inductive load is significantly different from the numbers given in the data sheets.

## 2.7 Power Losses

The switching action in the MOSFET transistor in power applications results in some unavoidable losses, which can be divided into two categories.

The simpler of the two loss mechanisms is the gate drive loss of the device. As described before, turning-on or off the MOSFET involves charging or discharging the  $C_{ISS}$  capacitor. When the voltage across a capacitor is changing, a certain amount of charge has to be transferred. The amount of charge required to change the gate voltage between 0 V and the actual gate drive voltage  $V_{DRV}$ , is characterized by the typical gate charge vs. gate-to-source voltage curve as shown in [Figure 6](#).



**Figure 6. Typical Gate Charge vs. Gate-to-Source Voltage**

This graph gives a relatively accurate worst case estimate of the gate charge as a function of the gate drive voltage. The parameter used to generate the individual curves is the drain-to-source off state voltage of the device.  $V_{DS,off}$  influences the Miller charge – the area below the flat portion of the curves – thus also, the total gate charge required in a switching cycle. Once the total gate charge is obtained from [Figure 6](#), the gate charge losses can be calculated as shown in [Equation 9](#).

$$PGATE = V_{DRV} \times QG \times f_{DRV}$$

where

- $V_{DRV}$  is the amplitude of the gate drive waveform
  - $f_{DRV}$  is the gate-drive frequency, in most cases equal to the switching frequency
- (9)

It is interesting to notice that the  $Q_G \cdot f_{DRV}$  term in the previous equation gives the average bias current required to drive the gate.

The power lost to drive the gate of the MOSFET transistor is dissipated in the gate drive circuitry. Referring back to [Figure 4](#) and [Figure 5](#), the dissipating components can be identified as the combination of the series ohmic impedances in the gate drive path. In every switching cycle the required gate charge has to pass through the driver output impedances, the external gate resistor, and the internal gate mesh resistance. As it turns out, the power dissipation is independent of how quickly the charge is delivered through the resistors.

Using the resistor designators from [Figure 4](#) and [Figure 5](#), the driver power dissipation can be expressed as shown in [Equation 10](#).

$$P_{\text{DRV,ON}} = \frac{1}{2} \times \frac{R_{\text{HI}} \times V_{\text{DRV}} \times Q_{\text{G}} \times f_{\text{DRV}}}{R_{\text{HI}} + R_{\text{GATE}} + R_{\text{G,I}}}$$

$$P_{\text{DRV,OFF}} = \frac{1}{2} \times \frac{R_{\text{LO}} \times V_{\text{DRV}} \times Q_{\text{G}} \times f_{\text{DRV}}}{R_{\text{LO}} + R_{\text{GATE}} + R_{\text{G,I}}}$$

$$P_{\text{DRV}} = P_{\text{DRV,ON}} + P_{\text{DRV,OFF}} \quad (10)$$

In the above equations, the gate drive circuit is represented by a resistive output impedance and this assumption is valid for MOS-based gate drivers. When bipolar transistors are utilized in the gate drive circuit, the output impedance becomes non-linear and the equations do not yield the correct answers. It is safe to assume that with low value gate resistors ( $< 5 \Omega$ ) most gate drive losses are dissipated in the driver. If  $R_{\text{GATE}}$  is sufficiently large to limit IG below the output current capability of the bipolar driver, the majority of the gate drive power loss is then dissipated in  $R_{\text{GATE}}$ .

In addition to the gate drive power loss, the transistors accrue switching losses in the traditional sense due to high current and high voltage being present in the device simultaneously for a short period. In order to ensure the least amount of switching losses, the duration of this time interval must be minimized. Looking at the turn-on and turn-off procedures of the MOSFET, this condition is limited to intervals 2 and 3 of the switching transitions in both turn-on and turn-off operation. These time intervals correspond to the linear operation of the device when the gate voltage is between  $V_{\text{TH}}$  and  $V_{\text{GS,Miller}}$ , causing changes in the current of the device and to the Miller plateau region when the drain voltage goes through its switching transition.

This is a very important realization to properly design high speed gate drive circuits. It highlights the fact that the most important characteristic of the gate driver is its source-sink current capability around the Miller plateau voltage level. Peak current capability, which is measured at full  $V_{\text{DRV}}$  across the driver's output impedance, has very little relevance to the actual switching performance of the MOSFET. What really determines the switching times of the device is the gate drive current capability when the gate-source voltage, that is, the output of the driver is at approximately 5 V (approximately 2.5 V for logic level MOSFETs).

A crude estimate of the MOSFET switching losses can be calculated using simplified linear approximations of the gate drive current, drain current and drain voltage waveforms during periods 2 and 3 of the switching transitions. First the gate drive currents must be determined for the second and third time intervals, respectively:

$$I_{\text{G2}} = \frac{V_{\text{DRV}} - 0.5 \times (V_{\text{GS,Miller}} + V_{\text{TH}})}{R_{\text{HI}} + R_{\text{GATE}} + R_{\text{G,I}}}$$

$$I_{\text{G3}} = \frac{V_{\text{DRV}} - V_{\text{GS,Miller}}}{R_{\text{HI}} + R_{\text{GATE}} + R_{\text{G,I}}} \quad (11)$$

Assuming that  $I_{\text{G2}}$  charges the input capacitor of the device from  $V_{\text{TH}}$  to  $V_{\text{GS,Miller}}$  and  $I_{\text{G3}}$  is the discharge current of the  $C_{\text{RSS}}$  capacitor while the drain voltage changes from  $V_{\text{DS,off}}$  to 0 V, the approximate switching times are given as: drain voltage changes from  $V_{\text{DS,off}}$  to 0 V. The approximate switching times are shown in [Equation 12](#).

$$t_2 = C_{\text{ISS}} \times \frac{V_{\text{GS,Miller}} - V_{\text{TH}}}{I_{\text{G2}}}$$

$$t_3 = C_{\text{RSS}} \times \frac{V_{\text{DS,off}}}{I_{\text{G3}}} \quad (12)$$

During  $t_2$  the drain voltage is  $V_{DS,off}$  and the current is ramping from 0A to the load current,  $I_L$  while in  $t_3$  time interval the drain voltage is falling from  $V_{DS,off}$  to near 0 V. Again, using linear approximations of the waveforms, the power loss components for the respective time intervals can be estimated as shown in Equation 13.

$$P_2 = \frac{t_2}{T} \times V_{DS,off} \times \frac{I_L}{2}$$

$$P_3 = \frac{t_3}{T} \times \frac{V_{DS,off}}{2} \times I_L$$

where

- $T$  is the switching period (13)

The total switching loss is the sum of the two loss components, which yields the following simplified expression shown in Equation 14:


$$P_{SW} = \frac{V_{DS(off)} \times I_L}{2} \times \frac{t_2 + t_3}{T} \quad (14)$$

Even though the switching transitions are well understood, calculating the exact switching losses is almost impossible. The reason is the effect of the parasitic inductive components significantly alter the current and voltage waveforms, as well as the switching times during the switching procedures. Taking into account the effect of the different source and drain inductances of a real circuit would result in second order differential equations to describe the actual waveforms of the circuit. Since the variables, including gate threshold voltage, MOSFET capacitor values, driver output impedances, and so forth, have a very wide tolerance, the above described linear approximation seems to be a reasonable enough compromise to estimate switching losses in the MOSFET.

## 2.8 Effects of Parasitic Components

The most profound effect on switching performance is exhibited by the source inductance. There are two sources for parasitic source inductance in a typical circuit, the source bond wire neatly integrated into the MOSFET package and the printed circuit board wiring inductance between the source lead and the common ground. This is usually referenced as the negative electrode of the high frequency filter capacitor around the power stage and the bypass capacitor of the gate driver. Current sense resistors in series with the source can add additional inductance to the previous two components.

There are two mechanisms in the switching procedure that involve the source inductor. At the beginning of the switching transitions the gate current is increasing very rapidly as illustrated in Figure 4 and Figure 5. This current must flow through the source inductance and will be slowed down based on the inductor value. Consequently, the time required to charge/discharge the input capacitance of the MOSFET gets longer, mainly influencing the turn-on and turn-off delays (step 1). Furthermore, the source inductor and the  $C_{ISS}$  capacitor form a resonant circuit as shown in Figure 7.



**Figure 7. Gate-Drive Resonant Circuit Components**

The resonant circuit is excited by the steep edges of the gate drive voltage waveform and it is the fundamental reason for the oscillatory spikes observed in most gate drive circuits. Fortunately, the otherwise very high Q resonance between  $C_{ISS}$  and  $L_S$  is damped or can be damped by the series resistive components of the loop, which include the driver output impedance, the external gate resistor, and the internal gate mesh resistor.

The only user adjustable value,  $R_{GATE}$ , can be calculated for optimum performance shown in Equation 15.

$$R_{GATE,OPT} = 2 \times \sqrt{\frac{L_S}{C_{ISS}}} - (R_{DRV} + R_{G,I}) \quad (15)$$

Smaller resistor values will result an overshoot in the gate drive voltage waveform, but also result in faster turn-on speed. Higher resistor values will underdamp the oscillation and extend the switching times without offering any benefit for the gate drive design.

The second effect of the source inductance is a negative feedback whenever the drain current of the device is changing rapidly. This effect is present in the second time interval of the turn-on and in the third time interval of the turn-off procedure. During these periods the gate voltage is between  $V_{TH}$  and  $V_{GS,Miller}$ , and the gate current is defined by the voltage across the drive impedance,  $V_{DRV} - V_{GS}$ . In order to increase the drain current quickly, significant voltage has to be applied across the source inductance. This voltage reduces the available voltage across the drive impedance, which reduces the rate of change in the gate drive voltage and results in a lower  $di/dt$  of the drain current. The lower  $di/dt$  requires less voltage across the source inductance. A delicate balance of gate current and drain  $di/dt$  is established through the negative feedback by the source inductor.

The other parasitic inductance of the switching network is the drain inductance, which is again composed of several components. They are the packaging inductance inside the transistor package, all the inductances associated with interconnection and the leakage inductance of a transformer in isolated power supplies. Their effect can be lumped together since they are in series with each other. They act as a turn-on snubber for the MOSFET. During turn-on they limit the  $di/dt$  of the drain current and reduce the drain-to-source voltage across the device by the factor of  $L_D di/dt$ . In fact,  $L_D$  can reduce the turnon switching losses significantly. While higher  $L_D$  values seem beneficial at turn-on, they cause considerable problems at turn-off when the drain current must ramp down quickly. To support the rapid reduction in drain current due to the turnoff of the MOSFET, a voltage in the opposite direction with respect to turn-on must be across  $L_D$ . This voltage is above the theoretical  $V_{DS,off}$  level, producing an overshoot in the drain-to-source voltage and an increase in turn-off switching losses.

Accurate mathematical analysis of the complete switching transitions including the effects of parasitic inductances are available in the literature but points beyond the scope of this document.

### 3 Ground-Referenced Gate Drive

#### 3.1 PWM Direct Drive

In power supply applications, the simplest way of driving the gate of the main switching transistor is to utilize the gate drive output of the PWM controller as shown in Figure 8.




Figure 8. Direct Gate-Drive Circuit

The most difficult task in direct gate drives is to optimize the circuit layout. As indicated in [Figure 8](#), there might be considerable distance between the PWM controller and the MOSFET. This distance introduces a parasitic inductance due to the loop formed by the gate drive and ground return traces, which can slow down the switching speed and can cause ringing in the gate drive waveform. Even with a ground plane, the inductance can not be completely eliminated since the ground plane provides a low inductance path for the ground return current only. To reduce the inductance linked to the gate drive connection, a wider PCB trace is desirable. Another problem in direct gate drive is the limited drive current capability of the PWM controllers. Very few integrated circuits offer more than 1-A peak gate drive capability. This will limit the maximum die size that can be driven at a reasonable speed by the controller.

Another limiting factor for MOSFET die size with direct gate drive is the power dissipation of the driver within the controller. An external gate resistor can mitigate this problem as discussed before. When direct gate drive is absolutely necessary for space or cost savings, special considerations are required to provide appropriate bypassing for the controller. The high current spikes driving the gate of the MOSFET can disrupt the sensitive analog circuitry inside the PWM controller. As MOSFET die size increases, so too does gate charge required. The selection of the proper bypass capacitor calls for a little bit more scientific approach than picking the usual 0.1  $\mu\text{F}$  or 1  $\mu\text{F}$  bypass capacitor.

### 3.1.1 Sizing the Bypass Capacitor

In this section, the calculation of the MOSFET gate driver's bypass capacitor is demonstrated. This capacitor is the same as the PWM controller's bypass capacitor in direct gate drive application because that is the capacitor that provides the gate drive current at turn-on. In case of a separate driver circuit, whether a gate drive IC or discrete solution, this capacitor must be placed close, preferably directly across the bias and ground connection of the driver.

There are two current components to consider. One is the quiescent current that can change by a 10x factor based on the input state of some integrated drivers. This itself causes a duty cycle dependent ripple across the bypass capacitor that can be calculated as shown in [Equation 16](#).

$$\Delta V_Q = \frac{I_{Q,HI} \times D_{MAX}}{C_{DRV} \times f_{DRV}}$$

where

- it is assumed that the driver's quiescent current is higher when its input is driven high. (16)

The other ripple component is the gate current. Although the actual current amplitude is not known in most cases, the voltage ripple across the bypass capacitor can be determined based on the value of the gate charge. At turn-on, this charge is taken out of the bypass capacitor and transferred to the MOSFET input capacitor. Accordingly the ripple is shown in [Equation 17](#).

$$\Delta V_{QG} = \frac{Q_G}{C_{DRV}} \quad (17)$$

Using the principle of superposition and solving the equations for  $C_{DRV}$ , the bypass capacitor value for a tolerable ripple voltage ( $\Delta V$ ) can be found by using [Equation 18](#).

$$C_{DRV} = \frac{I_{Q,HI} \times \frac{D_{MAX}}{f_{DRV}} + Q_G}{\Delta V}$$

where

- $I_{Q,HI}$  is the quiescent current of the driver when its input is driven high
- $D_{MAX}$  is the maximum duty cycle of the driver while the input can stay high
- $f_{DRV}$  is the operating frequency of the driver
- $Q_G$  is the total gate charge based on the amplitude of the gate drive and drain-to-source off state voltages. (18)



### 3.1.2 Driver Protection

Another must-do with direct drive and with gate drive ICs using bipolar output stage is to provide suitable protection for the output bipolar transistors against reverse currents. As indicated in Figure 9, the output stage of the integrated bipolar drivers is built from npn transistors due to their more efficient area utilization and better performance.




Figure 9. Gate-Drive With Integrated Bipolar Transistors

The npn transistors can handle currents in one direction only. The high side npn can source but can not sink current while the low side is exactly the opposite. Unavoidable oscillations between the source inductor and the input capacitor of the MOSFET during turn-on and turn-off necessitate that current should be able to flow in both directions at the output of the driver. To provide a path for reverse currents, low forward voltage drop Schottky diodes are generally needed to protect the outputs. The diodes must be placed very close to the output pin and to the bypass capacitor of the driver. It is important to point out also, that the diodes protect the driver only, they are not clamping the gate-to-source voltage against excessive ringing especially with direct drive where the control IC might be far away from the gate-source terminals of the MOSFET.

### 3.2 Bipolar Totem-Pole Driver

One of the most popular and cost effective drive circuit for driving MOSFETs is a bipolar, noninverting totem-pole driver as shown in Figure 10.




Figure 10. Bipolar Totem-Pole MOSFET Driver

Like all external drivers, this circuit handles the current spikes and power losses making the operating conditions for the PWM controller more favorable. Of course, they can be and should be placed right next to the power MOSFET they are driving. That way the high current transients of driving the gate are localized in a very small loop area, reducing the value of parasitic inductances. Even though the driver is built from discrete components, it needs its own bypass capacitor placed across the collectors of the upper npn and the lower pnp transistors. Ideally there is a smoothing resistor or inductor between the bypass capacitor of the driver and the bypass capacitor of the PWM controller for increased noise immunity. The  $R_{GATE}$  resistor of Figure 10 is optional and  $R_B$  can be sized to provide the required gate impedance based on the large signal beta of the driver transistors.

An interesting property of the bipolar totem-pole driver that the two base-emitter junctions protect each other against reverse breakdown. Furthermore, assuming that the loop area is really small and  $R_{GATE}$  is negligible, they can clamp the gate voltage between  $V_{BIAS}+V_{BE}$  and  $GND-V_{BE}$  using the base-emitter diodes of the transistors. Another benefit of this solution, based on the same clamp mechanism, is that the npn-pnp totem-pole driver does not require any Schottky diode for reverse current protection.

### 3.3 MOSFET Totem-Pole Driver

The MOSFET equivalent of the bipolar totem-pole driver is pictured in Figure 11. All the benefits mentioned about the bipolar totem-pole driver are equally applicable to this implementation.




Figure 11. MOSFET-Based Totem-Pole Driver

Unfortunately, this circuit has several drawbacks compared to the bipolar version that explain that it is very rarely implemented discretely. The circuit of Figure 11 is an inverting driver, therefore, the PWM output signal must be inverted. In addition, the suitable MOSFET transistors are more expensive than the bipolar ones and they will have a large shoot through current when their common gate voltage is in transition. This problem can be circumvented by additional logic or timing components, which is extensively used in IC implementations.


### 3.4 Speed-Enhancement Circuits

When speed enhancement circuits are mentioned, designers exclusively consider circuits that speed-up the turn-off process of the MOSFET. The reason is that the turn-on speed is usually limited by the turn-off, or reverse recovery speed of the rectifier component in the power supply. As discussed with respect to the inductive clamped model in Figure 3, the turn-on of the MOSFET coincides with the turn-off of the rectifier diode. Therefore, the fastest switching action is determined by the reverse recovery characteristic of the diode, not by the strength of the gate drive circuit. In an optimum design the gate drive speed at turn-on is matched to the diode switching characteristic. Considering also that the Miller region is closer to GND than to the final gate drive voltage  $V_{DRV}$ , a higher voltage can be applied across the driver output impedance and the gate resistor. Usually the obtained turn-on speed is sufficient to drive the MOSFET.

The situation is vastly different at turn-off. In theory, the turn-off speed of the MOSFET depends only on the gate drive circuit. A higher current turn-off circuit can discharge the input capacitors quicker, providing shorter switching times and consequently lower switching losses. The higher discharge current can be achieved by a lower output impedance MOSFET driver and/or a negative turn-off voltage in case of the common N-channel device. While faster switching can potentially lower the switching losses, the turn-off speed-up circuits increase the ringing in the waveforms due to the higher turnoff  $di/dt$  and  $dv/dt$  of the MOSFET. This is something to consider in selecting the proper voltage rating and EMI containment for the power device.

### 3.4.1 Turn-Off Diode

The following examples of turn-off circuits are demonstrated on simple ground referenced gate drive circuits, but are equally applicable to other implementations discussed later in the document. The simplest technique is the anti-parallel diode, as shown in [Figure 12](#).



**Figure 12. Simple Turn-Off Speed Enhancement Circuit**

In this circuit,  $R_{GATE}$  allows adjustment of the MOSFET turn-on speed. During turn-off, the antiparallel diode shunts out the resistor.  $D_{OFF}$  works only when the gate current is higher than shown in [Equation 19](#).


$$I_G > \frac{V_{D,FWD}}{R_{GATE}} \quad (19)$$

typically around 150 mA, using a 1N4148 and around 300 mA with a BAS40 Schottky antiparallel diode. Consequently, as the gate-to-source voltage approaches 0 V, the diode helps less and less. As a result, this circuit provides a significant reduction in turn-off delay time, but only incremental improvement on switching times and  $dv/dt$  immunity. Another disadvantage is that the gate turn-off current still must flow through the driver's output impedance.

### 3.4.2 PNP Turn-Off Circuit

Undoubtedly the most popular arrangement for fast turn-off is the local pnp turn-off circuit shown in [Figure 13](#). With the help of QOFF, the gate and the source are shorted locally at the MOSFET terminals during turn-off.  $R_{GATE}$  limits the turnon speed, and DON provides the path for the turnon current. Also, DON protects the base-emitter junction of QOFF against reverse breakdown at the beginning of the turn-on procedure.

The most important advantage of this solution is that the high peak discharge current of the MOSFET input capacitance is confined in the smallest possible loop between the gate, source and collector, emitter connections of the two transistors.



**Figure 13. Local pnp Turn-Off Circuit**

The turn-off current does not go back to the driver, it does not cause ground bounce problems and the power dissipation of the driver is reduced by a factor of two. The turn-off transistor shunts out the gate drive loop inductance, the potential current sense resistor, and the output impedance of the driver. Furthermore, Q<sub>OFF</sub> never saturates, which is important to be able to turn it on and off quickly. Taking a closer look at the circuit reveals that this solution is a simplified bipolar totem-pole driver, where the npn pull-up transistor is replaced by a diode. Similarly to the totem-pole driver, the MOSFET gate is clamped by the turn-off circuit between  $GND-0.7V$  and  $V_{DRV}+0.7V$  approximately, eliminating the risk of excessive voltage stress at the gate. The only known shortcoming of the circuit is that it can not pull the gate all the way to 0V because of the voltage drop across the base-emitter junction of Q<sub>OFF</sub>.

### 3.4.3 NPN Turn-Off Circuit

The next circuit to examine is the local npn turnoff circuit, illustrated in Figure 14. Similarly to the pnp solution, the gate discharge current is well localized. The npn transistor holds the gate closer to GND than its pnp counterpart. Also, this implementation provides a self biasing mechanism to keep the MOSFET off during power up.

Unfortunately, this circuit has some significant drawbacks. The npn turn-off transistor, Q<sub>OFF</sub> is an inverting stage, it requires an inverted PWM signal provided by Q<sub>INV</sub>.


**Figure 14. Local NPN Self-Biasing Turn-Off Circuit**

The inverter draws current from the driver during the on time of the MOSFET, lowering the efficiency of the circuit. Furthermore, Q<sub>INV</sub> saturates during the on-time, which can prolong turn-off delay in the gate drive.

### 3.4.4 NMOS turn-off circuit

An improved, lower parts count implementation of this principle is offered in Figure 15, using a dual driver to provide the inverted PWM signal for a small N-channel discharge transistor.




Figure 15. Improved N-Channel MOSFET-Based Turn-off Circuit

This circuit offers very fast switching and complete discharge of the MOSFET gate to 0V.  $R_{GATE}$  sets the turn-on speed like before, but is also utilized to prevent any shoot through currents between the two outputs of the driver in case of imperfect timing of the drive signals. Another important fact to consider is that the  $C_{OSS}$  capacitance of QOFF is connected in parallel to the  $C_{ISS}$  capacitance of the main power MOSFET. This increases the effective “Total Gate Charge” the driver has to provide. Also to consider, the gate of the main MOSFET is floating before the outputs of the driver IC becomes intelligent during power up.

### 3.5 dv/dt Protection

There are two situations when the MOSFET has to be protected against dv/dt triggered turn-on. One is during power up where protection can usually be provided by a resistor between the gate and source terminals of the device. The pull down resistor value depends on the worst case dv/dt of the power rail during power up according to Equation 20.

$$R_{GS} < \frac{V_{TH}}{C_{GD}} \times \left( \frac{dt}{dv} \right)_{TURN-ON} \quad (20)$$

In this calculation, the biggest challenge is to find the highest dv/dt that can occur during power up and provide sufficient protection for that particular dv/dt.

The second situation is in normal operation when turn-off dv/dt is forced across the drain-to-source terminals of the power switch while it is off. This situation is more common than one may originally anticipate. All synchronous rectifier switches are operated in this mode as will be discussed later. Most resonant and soft switching converters can force a dv/dt across the main switch right after its turn-off instance, driven by the resonant components of the power stage. Since these dv/dt's are significantly higher than during power up and  $V_{TH}$  is usually lower due to the higher operating junction temperature, protection must be provided by the low output impedance of the gate drive circuit.

The first task is to determine the maximum dv/dt that can occur under worst case conditions. The next step in evaluating the suitability of a particular device to the application is to calculate its natural dv/dt limit, imposed by the internal gate resistance and the  $C_{GD}$  capacitance of the MOSFET. Assuming ideal (zero  $\Omega$ ) external drive impedance the natural dv/dt limit is shown in Equation 21.

$$\frac{dv}{dt}_{LIMIT} = \frac{V_{TH} - 0.007 \times (T_J - 25)}{R_{G,I} \times C_{GD}}$$

where

- $V_{TH}$  is the gate threshold at 25°C
- $-0.007$  is the temperature coefficient of  $V_{TH}$
- $R_{G,I}$  is the internal gate mesh resistance and  $C_{GD}$  is the gate-to-drain capacitor. (21)

If the natural  $dv/dt$  limit of the MOSFET is lower than the maximum  $dv/dt$  of the resonant circuit, either a different MOSFET or a negative gate bias voltage must be considered. If the result is favorable for the device, the maximum gate drive impedance can be calculated by rearranging and solving the previous equation according to [Equation 22](#).

$$R_{MAX} = \frac{V_{TH} - 0.007 \times (T_J - 25)}{C_{GD}} \times \left( \frac{dv}{dt} \right)_{MAX}$$

where

$$\bullet R_{MAX} = R_{LO} + R_{GATE} + R_{G,I} \quad (22)$$

Once the maximum pull down resistor value is given, the gate drive design can be executed. It should be taken into account that the driver's pull down impedance is also temperature dependent. At elevated junction temperature the MOSFET based gate drive ICs exhibit higher output resistance than at 25°C where they are usually characterized.


Turn-off speed enhancement circuits can also be used to meet  $dv/dt$  immunity for the MOSFET since they can shunt out  $R_{GATE}$  at turn-off and during the off state of the device. For instance, the simple pnp turn-off circuit of [Figure 13](#) can boost the maximum  $dv/dt$  of the MOSFET. The equation modified by the effect of the beta of the pnp transistor yields the increased  $dv/dt$  rating shown in [Equation 23](#).

$$\frac{dv}{dt} = \frac{V_{TH} - 0.007 \times (T_J - 25)}{\left( R_{G,J} + \frac{R_{GATE} + R_{LO}}{\beta} \right) \times C_{GD}} \quad (23)$$

In the  $dv/dt$  calculations a returning factor is the internal gate resistance of the MOSFET, which is not defined in any data sheet. As pointed out earlier, this resistance depends on the material properties used to distribute the gate signal, the cell density, and the cell design within the semiconductor.

## 4 Synchronous Rectifier Drive

The MOSFET synchronous rectifier is a special case of ground referenced switches. These devices are the same N-channel MOSFETs used in traditional applications, but applied in low voltage outputs of the power supplies instead of rectifier diodes. They usually work with a very limited drain-to-source voltage swing, therefore, their  $C_{DS}$  and  $C_{GD}$  capacitors exhibit relatively large capacitance values. Moreover, their application is unique because these devices are operated in the fourth quadrant of their V-I plane. The current is flowing from the source toward the drain terminal. That makes the gate drive signal kind of irrelevant. If the circumstances, other components around the synchronous switch require, current will flow in the device, either through the resistive channel or through the parasitic body diode of the MOSFET. The easiest model to examine the switching behavior of the MOSFET synchronous rectifier is a simplified buck power stage where the rectifier diode is replaced by the QSR transistor as shown in [Figure 16](#).



**Figure 16. Simplified Synchronous Rectification Model**

The first thing to recognize in this circuit is that the operation of the synchronous rectifier MOSFET depends on the operation of another controlled switch in the circuit, namely the forward switch,  $Q_{FW}$ . The two gate drive waveforms are not independent and specific timing criteria must be met. Overlapping gate drive signals would be fatal because the two MOSFETs would short circuit the voltage source without any significant current limiting component in the loop. Ideally, the two switches would turn-on and off simultaneously to prevent the body diode of the  $Q_{SR}$  MOSFET to turn-on. Unfortunately, the window of opportunity to avoid body diode conduction is very narrow. Very accurate, adaptive timing and fast switching speeds are required, which are usually out of reach with traditional design techniques.

Consequently, in most cases a brief period – from 20 ns to 80 ns – of body diode conduction precedes the turn-on and follows the turn-off of the synchronous MOSFET switch.

#### 4.1 Gate Charge

During the body diode conduction period, the full load current is established in the device and the drain-to-source voltage equals the body diode forward voltage drop. Under these conditions the required gate charge to turn the device on or off is different from the gate charge needed in traditional first quadrant operation. When the gate is turned-on, the drain-to-source voltage is practically zero and the  $C_{GD}$  and  $C_{DS}$  capacitors are discharged. Also, the Miller effect is not present, there is no feedback between the drain and gate terminals. Therefore, the required gate charge equals the charge needed to raise the voltage across the gate-to-source and gate-to-drain capacitors from 0 V to the final  $V_{DRV}$  level. For an accurate estimate, the low voltage average value of the  $C_{GD}$  capacitor between 0 V and  $V_{DRV}$  has to be determined according to [Equation 24](#).

$$C_{GD,SR} = 2 \times C_{RSS,SPEC} \times \sqrt{\frac{V_{DS,SPEC}}{0.5 \times V_{DRV}}} \quad (24)$$

[Equation 25](#) can then be used to estimate the total gate charge of the synchronous MOSFET rectifier.


$$Q_{Q,SR} = (C_{GS} + C_{GD,SR}) \times V_{DRV} \quad (25)$$

This value is appreciably lower than the total gate charge listed in the MOSFET data sheets. The same MOSFET with an identical driver circuit used for synchronous rectification can be turned on or off quicker than if it would be driven in its first quadrant operation. Unfortunately, this advantage can not be realized since the low  $R_{DS(on)}$  devices, applicable for synchronous rectification, usually have pretty large input and output capacitances due to their large die size. Another important note from driver power dissipation point of view is that the total gate charge value from the data sheet should be considered. Although the gate charge delivered by the driver during turn-on is less than the typical number listed in the data sheet, that covers a portion of the total charge passing through the driver output impedance. Before turn-on, while the drain-to-source voltage changes across the device, the Miller charge provided by the power stage must flow through the driver of the synchronous MOSFET causing additional power dissipation. This phenomenon can be seen in [Figure 17](#), which is part of the next discussion on  $dv/dt$  considerations.

The turn-off procedure of the synchronous MOSFET obeys the same rules as the turn-on procedure, therefore, all the previous considerations with respect to gate charge are applicable.

## 4.2 $dv/dt$ considerations

Figure 17 shows the most important circuit and current components during the turn-on and turnoff procedures of  $Q_{SR}$ . Actually, it is more accurate to say that the switching actions taking place in  $Q_{FW}$  forces  $Q_{SR}$  to turn-on or off independently of its own gate drive signal.



**Figure 17. Synchronous Switching Model**

The turn-on of  $Q_{SR}$  starts with the turn-off of  $Q_{FW}$ . When the gate drive signal of  $Q_{FW}$  transitions from high to low, the switching node transitions from the input voltage level to GND. The current stays in the forward switch until the  $C_{RSS}$  capacitor is discharged and the body diode of  $Q_{SR}$  is forward biased. At that instant the synchronous MOSFET takes over the current flow and  $Q_{FW}$  turns off completely. After a short delay dominated by the capabilities of the controller, the gate drive signal of  $Q_{SR}$  is applied and the MOSFET is turned on. At that time the current transfers from the body diode to the channel of the device.

At the end of the conduction period of  $Q_{SR}$ , the MOSFET must be turned off. This procedure is initiated by removing the drive signal from the gate of the synchronous switch. This event itself will not cause the turn-off of the device. Instead, it forces the current to flow in the body diode instead of the channel. The operation of the circuit is indifferent to this change. Current starts to shift from  $Q_{SR}$  to  $Q_{FW}$  when the gate of the forward switch transitions from low to high. Once the full load current is taken over by  $Q_{FW}$  and the body diode is fully recovered, the switching node transitions from GND to the input voltage level. During this transition the  $C_{RSS}$  capacitor of  $Q_{SR}$  is charged and the synchronous MOSFET is susceptible to  $dv/dt$  induced turn-on.

Summarizing this unique operation of the synchronous MOSFET and its gate drive, the most important conclusion is to recognize that both turn-on and turn-off  $dv/dt$  of the synchronous MOSFET is forced on the device by the gate drive characteristics (the switching speed) of the forward switch. Therefore, the two gate drive circuits should be designed together to ensure that their respective speed and  $dv/dt$  limit matches under all operating conditions. This can be ensured by adhering to the steps of Equation 26.

$$\frac{dv}{dt}_{\text{TURN-ON(FW)}} = \frac{V_{\text{DRV}} - V_{\text{GS,PLATEAU(FW)}}}{(R_{\text{HI(FW)}} + R_{\text{GATE(FW)}} + R_{\text{G,J(FW)}}) \times C_{\text{RSS(FW)}}}$$

$$\frac{dv}{dt}_{\text{MAX(SR)}} = \frac{V_{\text{TH(SR)}}}{(R_{\text{LO(SR)}} + R_{\text{GATE(SR)}} + R_{\text{G,J(SR)}}) \times C_{\text{RSS(SR)}}}$$

$$\frac{dv}{dt}_{\text{TURN-ON(FW)}} < \frac{dv}{dt}_{\text{MAX(SR)}} \quad (26)$$



Assuming the same devices for  $Q_{SR}$  and  $Q_{FW}$ , no external gate resistors, and that the internal gate resistance is negligible compared to the drivers output impedance, the ratio of the driver output impedances can be approximated as shown in [Equation 27](#).

$$\frac{R_{LO(SR)}}{R_{HI(FW)}} \leq \frac{V_{TH(SR)}}{V_{DRV} - V_{GS,PLATEAU(FW)}} \quad (27)$$

A typical example with logic level MOSFETs driven by a 10-V drive signal would yield a ratio of 0.417, which means that the pull down drive impedance of  $Q_{SR}$  must be less than 42% of the pull up drive impedance of  $Q_{FW}$ . When carrying out these calculations, remember that every parameter except  $V_{DRV}$  is temperature dependent and their values might have to be adjusted to reflect the worst case operating conditions of the design.

## 5 High-Side Non-Isolated Gate Drives

High-side non-isolated gate drive circuits can be classified by the device type they are driving or by the type of drive circuit involved. Accordingly, they are differentiated whether P-channel or N-channel devices are used or whether they implement direct drive, level shifted drive, or bootstrap technique. Whichever way, the design of high side drivers need more attention and the following checklist might be useful to cover all aspects of the design:

- Efficiency
- Bias and power requirements
- Speed limitations
- Maximum duty-cycle limit
- dv/dt implications
- Start-up conditions
- Transient operation
- Bypass capacitor size
- Layout, grounding considerations

### 5.1 High-Side Drivers for P-Channel Devices

In this group of circuits the source terminal of the P-channel MOSFET switch is connected to the positive input rail. The driver applies a negative amplitude turn-on signal to the gate with respect to the source of the device. This means that the output of the PWM controller has to be inverted and referenced to the positive input rail. Because the input voltage can be considered as a DC voltage source, high side P-channel drivers do not have to swing between large potential differences on the switching frequency basis, but they must work over the entire input voltage range. Moreover, the driver is referenced to an AC ground potential due to the low AC impedance of the input voltage source.

### 5.1.1 P-Channel Direct Drive

The easiest case of P-channel high side drivers is direct drive, which can be implemented if the maximum input voltage is less than the gate-to-source breakdown voltage of the device. A typical application area is 12 V input DC/DC converters using a P-channel MOSFET, similar to the schematic in Figure 18. Note the inverted PWM output signal is readily available in some dedicated controllers for P-channel devices.




Figure 18. Direct Drive for P-Channel MOSFET

The operation of the circuit is similar to the ground referenced direct driver for N-channel devices. The significant difference is the path of the gate drive current, which never flows in the ground connections. Instead, the high charge and discharge currents of the gate are conducted by the positive rail interconnection. Consequently, to minimize the loop inductance in the gate drive, wide traces or a plane is desirable for the positive input.

### 5.1.2 P-Channel Level-Shifted Drive

For input voltages exceeding the gate-to-source voltage limit of the MOSFET, level shifted gate drive circuits are necessary. The simplest level shift technique is using an open collector driver as shown in Figure 19. Unfortunately, open collector level shifters are not suitable for driving MOSFETs directly in a high speed application.




Figure 19. Open Collector Drive for PMOS Device

Problems are numerous with this implementation starting with the limited input voltage range due to the voltage rating of the open collector transistor. But the most inhibiting obstacle is the high drive impedance. Both resistors,  $R_{OFF}$  and  $R_{GATE}$  must be a high value resistor to limit the continuous current in the driver during the conduction period of the switch. Furthermore, the gate drive amplitude depends on the resistor divider ratio and the input voltage level. Switching speed and  $dv/dt$  immunity are severely limited, which excludes this circuit from switching applications. Nevertheless, this very simple level shift interface can be used for driving switches in inrush current limiters or similar applications where speed is not an important consideration.

Figure 20 shows a level shifted gate drive circuit that is suitable for high speed applications and works seamlessly with regular PWM controllers. The open collector level shift principle can be easily recognized at the input of a bipolar totempole driver stage. The level shifter serves two purposes in this implementation; it inverts the PWM output and references the PWM signal to the input rail.

The turn-on speed is fast, defined by  $R_{GATE}$  and  $R_2$ . During the on-time of the switch a small DC current flows in the level shifter keeping the driver biased in the right state. Both the gate drive power and the level shift current are provided by the positive input of the power stage, which is usually well bypassed.




Figure 20. Level-Shifted P-Channel MOSFET Driver

The power consumption of the driver has a frequency dependent portion based on the gate charge of the main switch and a duty-cycle and input voltage dependent portion due to the current flowing in the level shifter.

$$P_{DRIVE} = Q_G \times V_{DRV} \times f_{DRV} + \frac{V_{IN} \times D_{MAX}}{R1 + R2} \quad (28)$$

One of the drawbacks of this circuit is that  $V_{DRV}$  is still a function of the input voltage due to the  $R1$ ,  $R2$  divider. In most cases protection circuits might be needed to prevent excessive voltage across the gate-to-source terminals. Another potential difficulty is the saturation of the npn level shift transistor, which can extend the turnoff time otherwise defined by  $R1$  and  $R_{GATE}$ . Fortunately both of these shortcomings can be addressed by moving  $R2$  between the emitter of  $Q_{INV}$  and GND. The resulting circuit provides constant gate drive amplitude and fast, symmetrical switching speed during turn-on and turn-off. The  $dv/dt$  immunity of the driver scheme is primarily set by the  $R1$  resistor. A lower value resistor will improve the immunity against  $dv/dt$  induced turn-on but also increases the power losses of the level shifter. Also, notice that this solution has a built in self-biasing mechanism during power up. While the PWM controller is still inactive,  $Q_{INV}$  is off and the gate of the main MOSFET is held below its threshold by  $R1$  and the upper npn transistor of the totempole driver. Pay specific attention to rapid input voltage transients though as they could cause  $dv/dt$  induced turn-on during the off state of the P-channel MOSFET transistor.

In general, the DC level shift drivers have relatively low efficiency and are power dissipation limited above a certain input voltage level. The fundamental trade-off is to balance the switching speed and the power consumption of the level shifter to meet all requirements under the entire input voltage range.

## 5.2 High-Side Direct Drivers for N-Channel Devices

The majority of power supply applications utilize N-channel MOSFETs as the main power switch because of their lower price, higher speed and lower on-resistance. Using N-channel devices as a high side switch necessitates a gate drive circuit that is referenced to the source of the MOSFET. The driver must tolerate the violent voltage swings occurring during the switching transitions and drive the gate of the MOSFET above the positive supply rail of the power supply. In most cases, the gate drive voltage must be above the highest DC potential available in the circuit. All these difficulties make the high side driver design a challenging task.


### 5.2.1 High-Side Direct Drive for N-Channel MOSFET

In the easiest high side applications the MOSFET can be driven directly by the PWM controller or by a ground referenced driver. Two conditions must be met for this application:

$$V_{\text{DRV}} < V_{\text{GS,MAX}}$$

$$V_{\text{IN}} < V_{\text{DRV}} - V_{\text{GS,Miller}} \quad (29)$$

A typical application schematic is illustrated in [Figure 21](#) with an optional pnp turn-off circuit.



**Figure 21. Direct Drive of N-Channel MOSFET**

Looking at the basic operation of the circuit – neglect the pnp turn-off transistor for now – there are two major differences with this configuration compared to the ground referenced drive scheme. Since the drain is connected to the positive DC input rail, the switching action takes place at the source terminal of the device. It is still the same clamped inductive switching with identical turnon and turn-off intervals. But from gate drive design point of view this is a completely different circuit. Notice that the gate drive current can not return to ground at the source terminal. Instead it must go through the load, connected to the source of the device. In discontinuous inductor current mode the gate charge current must go through the output inductor and the load. In continuous inductor current mode, however, the loop can be closed through the conducting pn junction of the rectifier diode. At turn-off, the gate discharge current comes through the rectifier diode connected between ground and the source of the MOSFET. In all operating modes, both the charge and discharge currents of the  $C_{\text{GD}}$  capacitor flow through the high frequency bypass capacitor of the power stage.

The net result of all these differences is the increased parasitic source inductance due to more components and larger loop area involved in the gate drive circuitry. As presented earlier, the source inductance has a negative feedback effect on the gate drive and slows down the switching actions in the circuit.

The other significant difference in high side direct drive is the behavior of the source – the switching node of the circuit. Paying close attention to the source waveform of the MOSFET during turn-off, a large negative voltage can be observed. [Figure 22](#) illustrates this rather complex switching action.

As the turn-off is initiated by pulling the gate terminal toward ground, the input capacitances of the MOSFET are quickly discharged to the Miller plateau voltage. The device is still fully on, the entire load current is flowing through the drain to the source and the voltage drop is small. Next, in the Miller region, the MOSFET works as a source follower.

The source falls together with the gate, and while the voltage across the drain-to-source increases, the gate-to-source voltage remains constant at the  $V_{\text{GS,Miller}}$  level. The  $dv/dt$  is limited by the gate drive impedance and the  $C_{\text{GD}}$  capacitor of the device. Once the source falls 0.7 V or so below ground, the rectifier diode is supposed to clamp the switching node to ground.




Figure 22. Turn-Off of High-Side N-Channel MOSFET

Actually, the source can fall way below ground for a short period of time until the rectifier diode gets through its forward recovery process and the current overcomes the effect of the parasitic inductances. After the load current is completely transferred from the MOSFET to the diode, the switching node can return to its final voltage, a diode drop below ground.

This negative excursion of the source voltage represents a significant problem for the gate drive circuit. Slow diodes, high parasitic inductance values can cause excessive negative voltage at the source of the MOSFET, and can pull the output pin of the driver below ground. To protect the driver, a low forward voltage drop Schottky diode might be connected between the output pin and ground as indicated in Figure 21. Another aspect to consider is when the gate terminal reaches 0 V, the gate discharge current would become zero. Further negative pull on the gate terminal and the MOSFET starts turning back on. Ultimately the system finds a very delicate equilibrium where the gate discharge current and the voltage drop across the parasitic inductances result the same  $di/dt$  in the device current.

Even the optional turn-off speed-up circuit shown in Figure 21 can not help during the negative voltage spike of the switching junction. The pnp transistor will turn-off when the gate falls to a  $V_{BE}$  above ground and the MOSFET is left on its own during the negative voltage transient. Also, pay attention to the reduced noise tolerance during the off state of the main switch. The source is several hundred millivolts below ground and the gate is held at approximately 0.7 V above ground. This positive voltage across the gate with respect to the source is dangerously close to the threshold voltage especially for logic level devices and at elevated temperatures.

## 5.2.2 Bootstrap Gate-Drive Technique

Where input voltage levels prohibit the use of direct gate drive circuits for high side N-channel MOSFETs, the principle of bootstrap gate drive technique can be considered. This method utilizes a gate drive and accompanying bias circuit, both referenced to the source of the main MOSFET transistor. Both the driver and the bias circuit swing between the two input voltage rails together with the source of the device. However, the driver and its floating bias can be implemented by low voltage circuit elements since the input voltage is never applied across their components. The driver and the ground referenced control signal are linked by a level shift circuit, which must tolerate the high voltage difference and considerable capacitive switching currents between the floating high side and ground referenced low side circuits.

### 5.2.2.1 Discrete High-Performance Floating Driver

A typical implementation representing the bootstrap principle is displayed in Figure 23. The ground referenced PWM controller or MOSFET driver is represented by its local bypass capacitor and the output pin. The basic building blocks of the bootstrap gate drive circuit can be easily recognized. The level-shift circuit is comprised of the bootstrap diode  $Q_{BST}$ , R1, R2 and the level shift transistor,  $Q_{LS}$ . The bootstrap capacitor,  $C_{BST}$ , a totem-pole bipolar driver and the usual gate resistor are the floating, source referenced part of the bootstrap solution.

This particular implementation can be used very effectively in 12 V to approximately 24 V systems with simple low cost PWM controllers that have no floating driver on board. It is beneficial that the IC voltage rating does not limit the input voltage level. Furthermore, the level shift circuit is a source switched small NMOS transistor that does not draw any current during the on time of the main MOSFET from the bootstrap capacitor. It is an important feature to maintain high efficiency in the level shifter, and to extend the maximum on-time of the main switch. The operation can be summarized as follows: when the PWM output goes high to turn on the main MOSFET, the level shift transistor turns off. R1 supports the base current to the upper npn transistor in the totem-pole driver and the main MOSFET turns on. The gate charge is taken from the bootstrap capacitor,  $C_{BST}$ . As the switch turns on, its source swings to the positive input rail. The bootstrap diode and transistor block the input voltage and power to the driver is provided from the bootstrap capacitor. At turn-off, the PWM output goes low turning on the level shift transistor.




Figure 23. Integrated Bootstrap Driver

Current starts to flow in R1 and R2 towards ground and the lower npn transistor of the totem-pole driver turns on. As the gate of the main MOSFET discharges, the drain-to-source voltage increases and the source transitions to ground, allowing the rectifier to turn-on. During the off time of the main switch, the bootstrap capacitor is recharged to the  $V_{DRV}$  level through the bootstrap diode. This current is supplied by the  $C_{DRV}$  bypass capacitor of the ground referenced circuitry and it goes through  $D_{BST}$ ,  $C_{BST}$ , and the conducting rectifier component. This is the basic operating principle of the bootstrap technique.

### 5.2.2.2 Integrated Bootstrap Drivers

In medium input voltage applications, mainly 24 V or 48 V telecom systems, most of the bootstrap components can be integrated into the PWM controller as illustrated in Figure 24.




Figure 24. Integrated Bootstrap Driver

For even higher voltages, dedicated driver ICs are available to ease the design of bootstrap gate drive with up to 600-V rating. These high voltage ICs are differentiated by their unique level shift design. In order to maintain high efficiency and manageable power dissipation, the level shifters should not draw any current during the on-time of the main switch. Even a modest 1-mA current in the level shift transistors might result in close to 0.5-W worst-case power dissipation in the driver IC.

A widely used technique for these applications is called pulsed latch level translators and they are revealed in Figure 25.




Figure 25. Typical Level-Shifter in High-Voltage Driver IC

As indicated in the drawing, the PWM input signal is translated to ON/OFF commands. The short pulses generated at the rising and falling edges drive the level shift transistor pair that interfaces with the high side circuitry. Accordingly, the floating portion of the driver is modified as well, the level shifted command signals have to be differentiated from noise and must be latched for proper action. This operation results in lower power dissipation because of the short duration of the current in the level shifter but lowers noise immunity since the command signal is not present at the input of the driver continuously. The typical pulse width in a 600 V rated pulsed latch level translator is around 120 nanoseconds. This time interval adds to natural delays in the driver and shows up as turn-on and turn-off delays in the operation and is indicated in the data sheet of the drivers. Due to the longer than optimum delays, the operating frequency range of the high voltage gate driver ICs is limited below a couple of hundreds of kHz. Some lower voltage high side driver ICs (up to 100 V) use continuous current DC level shift circuits to eliminate the delay of the pulse discriminator, therefore, they support higher operating frequency.

5.2.2.3 Bootstrap Switching Action

Bootstrap gate drive circuits are used with high side N-channel MOSFET transistors as shown in Figure 26. The switching transitions of the high side switch were explored previously with respect to the high side N-channel direct drive scheme and are equally applicable with bootstrap drivers.




Figure 26. High Voltage Driver IC for Bootstrap Gate Drive

The biggest difficulty with this circuit is the negative voltage present at the source of the device during turn-off. As shown previously, the amplitude of the negative voltage is proportional to the parasitic inductance connecting the source of the main MOSFET to ground (including the parasitic inductance associated with the rectifier) and the turn-off speed ( $di/dt$ ) of the device as determined primarily by the gate drive resistor,  $R_{GATE}$  and input capacitor,  $C_{ISS}$ . This negative voltage can be serious trouble for the driver's output stage since it directly affects the source pin – often called SRC or VS pin – of the driver or PWM IC and might pull some of the internal circuitry significantly below ground.

The other problem caused by the negative voltage transient is the possibility to develop an over voltage across the bootstrap capacitor. Capacitor  $C_{BST}$  will be peak charged by  $D_{BST}$  from  $C_{DRV}$ . Since  $C_{DRV}$  is referenced to ground, the maximum voltage that can build onto the bootstrap capacitor is the sum of  $V_{DRV}$  and the amplitude of the negative voltage at the source terminal. A small resistor in series with the bootstrap diode can mitigate the problem. Unfortunately, the series resistor does not provide a foolproof solution against an over voltage and it also slows down the recharge process of the bootstrap capacitor.

A circuit to deliver very effective protection for the SRC pin is given in Figure 27. It involves relocating the gate resistor from the gate to the source lead between the driver and the main MOSFET and adding a small, low forward voltage drop Schottky diode from ground to the SRC pin of the driver.




Figure 27. Protecting the SRC Pin



In this circuit,  $R_{GATE}$  has a double purpose; it sets the turn-on and turn-off speed in the MOSFET and also provides current limiting for the Schottky diode during the negative voltage transient of the source terminal of the main switch. Now, the switching node can swing several volts below ground without disturbing the operation of the driver. In addition, the bootstrap capacitor is protected against over voltage by the two diodes connected to the two ends of  $C_{BST}$ .

The only potential hazard presented by this circuit is that the charge current of the bootstrap capacitor must go through  $R_{GATE}$ . The time constant of  $C_{BST}$  and  $R_{GATE}$  slows the recharge process, which might be a limiting factor as the PWM duty ratio approaches unity.

### 5.2.2.4 Bootstrap Biasing, Transient Issues and Start-Up

Figure 28 shows a typical application diagram of the bootstrap gate drive technique. There are four important bypass capacitors marked on the schematic.




Figure 28. Bootstrap Bypassing Example

The bootstrap capacitor,  $C_{BST}$  is the most important component from the design point of view, since it has to filter the high peak current charging the gate of the main MOSFET while providing bias for the source referenced floating circuitry. In every switching cycle during normal operation, the bootstrap capacitor provides the total gate charge ( $Q_G$ ) to turn-on the MOSFET, the reverse recovery charge ( $Q_{RR}$ ) and leakage current of the bootstrap diode ( $I_{LK,D}$ ), the quiescent current of the level shifter ( $I_{Q,LS}$ ) and the gate driver ( $I_{Q,DRV}$ ), and the leakage current between the gate-source terminals ( $I_{GS}$ ), including the current drawn by a potential gate-to-source pull down resistor. Some of these currents flow only during the on-time of the main switch and some of them might be zero depending on the actual implementation of the driver and level shifter.

Assuming steady state operation, use Equation 30 to calculate the bootstrap capacitor value to achieve the targeted ripple voltage,  $\Delta V_{BST}$ :

$$C_{BST} = \frac{Q_G + Q_{RR} + I_{BST} \times \frac{D_{MAX}}{f_{DRV}}}{\Delta V_{BST}}$$

where

$$I_{BST} = I_{LK,D} + I_{Q,LS} + I_{Q,DRV} + I_{GS} \quad (30)$$

To finalize the bootstrap capacitor value, two extreme operating conditions must be checked as well. During load transients it might be necessary to keep the main switch on or off for several switching cycles. In order to ensure uninterrupted operation under these circumstances, the  $C_{BST}$  capacitor must store enough energy to hold the floating bias voltage above the under voltage lockout threshold of the high side driver IC for an extended period of time.

Going from light load to heavy load, certain controllers can keep the main switch on continuously until the output inductor current reaches the load current value. The maximum on time ( $t_{ON,MAX}$ ) is usually defined by the value and the voltage differential across the output inductor. For these cases, a minimum bootstrap capacitor value can be established as shown in Equation 31.

$$C_{BST,MIN} = \frac{Q_G + Q_{RR} + I_{BST} \times t_{ON,MAX}}{V_{BST} - V_{UVLO}}$$

where


- $V_{BST}$  is the initial value of the bootstrap bias voltage across  $C_{BST}$
  - $V_{UVLO}$  is the undervoltage lockout threshold of the driver
- (31)

With a discrete floating driver implementation,  $V_{UVLO}$  could be substituted by the minimum safe gate drive voltage.

Any load transient in the other direction will require pulse skipping when the MOSFET stays off for several switching cycles. When the output inductor current reaches zero, the source of the main switch will settle at the output voltage level. The bootstrap capacitor must supply all the usual discharge current components and store enough energy to be able to turn-on the switch at the end of the idle period. Similar to the previous transient mode, a minimum capacitor value can be calculated as shown in Equation 32.

$$C_{BST,MIN} = \frac{Q_G + (I_{LK,D} + I_{Q,LS} + I_{Q,DRV}) \times t_{OFF,MAX}}{V_{BST} - V_{UVLO}}$$
(32)

In certain applications, like in battery chargers, the output voltage might be present before input power is applied to the converter. In these cases, the source of the main MOSFET and the negative node of  $C_{BST}$  are sitting at the output voltage and the bootstrap diode might be reverse biased at start-up. Delivering the initial charge to the bootstrap capacitor might not be possible depending on the potential difference between the bias and output voltage levels. Assuming there is enough voltage differential between the input and output voltages, a simple circuit comprised of  $R_{START}$  resistor,  $D_{START}$  diode, and  $D_Z$  zener diode can solve the start-up problem as shown in Figure 29.



**Figure 29. Bootstrap Start-Up Circuit**

In this start-up circuit,  $D_{START}$  serves as a second bootstrap diode used for charging the bootstrap capacitor at power up.  $C_{BST}$  will be charged to the zener voltage of  $D_Z$ , which is supposed to be higher than the driver's bias voltage during normal operation. The charge current of the bootstrap capacitor and the zener current are limited by the start-up resistor. For best efficiency, select the value of  $R_{START}$  to limit the current to a low value since the second bootstrap path through the start-up diode is permanently in the circuit.

### 5.2.2.5 Grounding Considerations

There are three important grounding issues that have to be addressed with respect to the optimum layout design of the bootstrap gate drivers with high side N-channel MOSFETs. Figure 28 can be used to identify the most critical high-current loops in a typical application.

The first focus is to confine the high peak currents of the gate in a minimal physical area. Considering the path the gate current must pass through, it might be a challenging task. At turnon, the path involves the bootstrap capacitor, the turn-on transistor of the driver, the gate resistor, the gate terminal, and finally, the loop is closed at the source of the main MOSFET where  $C_{BST}$  is referenced. The turn-off procedure is more complicated as the gate current has two separate components. The discharge current of the  $C_{GS}$  capacitor is well localized, it flows through the gate resistor, the turn-off transistor of the driver and from the source to the gate of the power MOSFET. On the other hand, the  $C_{GD}$  capacitor's current must go through  $R_{GATE}$ , the turn-off transistor of the driver, the output filter, and finally the input capacitor of the power stage ( $C_{IN}$ ). All three loops carrying the gate drive currents have to be minimized on the printed circuit board.

The second high current path includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor of the driver, and the rectifier diode or transistor of the power stage.  $C_{BST}$  is recharged on the cycle-by-cycle basis through the bootstrap diode from the ground referenced driver capacitor,  $C_{DRV}$ , connected from the anode of  $D_{BST}$  to ground. The recharge happens in a short time interval and involves high peak current. Therefore, the high side driver must be bypassed locally on its input side as well. According to the rule-of-thumb,  $C_{DRV}$  should be an order of magnitude larger than  $C_{BST}$ . Minimizing this loop area on the printed circuit board is equally important to ensure reliable operation.

The third issue with the circuit is to contain the parasitic capacitive currents flowing between power ground and the floating circuitry in a low impedance loop. The goal is to steer these currents away from the ground of the sensitive analog control parts. Figure 30 reveals the parasitic capacitive current paths in two representative applications with high side driver ICs.




Figure 30. Capacitive Currents in High-Side Applications


Single high side driver ICs usually have only one GND connection. Since the capacitive currents must return to the ground potential of the power stage, the low side portion of the IC should be referenced to power ground. This is counterintuitive, since the control signal of the driver is referenced to signal ground. Nevertheless, eliminating the high capacitive current component between analog and power ground will also ensure that the potential difference between the two grounds are minimized.

The situation is greatly improved with the general purpose half bridge driver ICs, which contain one low side and one high side driver in the same package. These circuits have two ground connections usually labeled as GND and COM, providing more flexibility in layout. To return the capacitive currents to power ground in the shortest possible route, the COM pin is connected to power ground. The GND pin can be utilized to provide connection to the signal ground of the controller to achieve maximum noise immunity.

For completeness, the bypass capacitor of the PWM controller should be mentioned as well, which is placed near to the  $V_{CC}$  and GND pins of the IC. Referring to [Figure 28](#) again,  $C_{BIAS}$  is a relatively small capacitor with respect to  $C_{BST}$  and  $C_{DRV}$  since it provides only high frequency bypassing and it is not involved in the gate drive process.

## 6 AC-Coupled Gate-Drive Circuits

AC coupling in the gate drive path provides a simple level shift for the gate drive signal. The primary purpose of AC coupling is to modify the turn-on and turn-off gate voltages of the main MOSFET as opposed to high side gate drives where the key interest is to bridge large potential differences. In a ground referenced example like the one in [Figure 31](#), the gate is driven between  $-V_{CL}$  and  $V_{DRV}-V_{CL}$  levels instead of the original output voltage levels of the driver, 0 V and  $V_{DRV}$ . The voltage,  $V_{CL}$  is determined by the diode clamp network and it is developed across the coupling capacitor. The benefit of this technique is a simple way to provide negative bias for the gate at turn-off and during the off state of the switch to improve the turn-off speed and the  $dv/dt$  immunity of the MOSFET. The trade-off is slightly reduced turn-on speed and potentially higher  $R_{DS(on)}$  resistance because of the lower positive drive voltage.



**Figure 31. Capacitively-Coupled MOSFET Gate Drive**

The fundamental components of AC coupling are the coupling capacitor  $C_C$  and the gate-to-source load resistor  $R_{GS}$ .

The resistor plays a crucial role during power up, pulling the gate low. This is the only mechanism keeping the MOSFET off at start up due to the blocking effect of the coupling capacitor between the output of the driver and the gate of the device. In addition,  $R_{GS}$  provides a path for a current across the coupling capacitor. Without this current component the voltage would not be allowed to build across  $C_C$ . Theoretically, in every switching cycle the same amount of total gate charge would be delivered then removed through the capacitor and the net charge passing through  $C_C$  would be zero.

The same concept can be applied for steady state operation to determine the DC voltage across the coupling capacitor with  $R_{GS}$  in the circuit. Assuming no clamp circuitry, a constant  $V_C$  voltage across the capacitor, and a constant duty cycle  $D$ , the current of  $R_{GS}$  can be represented as an additional charge component passing through  $C_C$ .

Accordingly, the total charge delivered through the coupling capacitor during turn-on and consecutive on-time of the MOSFET is shown in Equation 33.

$$Q_{C,ON} = Q_G + \frac{V_{DRV} - V_C}{R_{GS}} \times \frac{D}{f_{DRV}} \quad (33)$$

Following the same considerations for the turnoff and successive off-time of the switch, the total charge can be calculated as shown in Equation 34.

$$Q_{C,OFF} = Q_G + \frac{V_C}{R_{GS}} \times \frac{1-D}{f_{DRV}} \quad (34)$$

For steady state operation, the two charges must be equal.

Solving the equations for  $V_C$  determines the voltage across the coupling capacitor.

$$V_C = V_{DRV} \times D \quad (35)$$

This well-known relationship highlights the duty ratio dependency of the coupling capacitor voltage. As duty cycle varies,  $V_C$  is changing and the turn-on and turn-off voltages of the MOSFET adjust accordingly. As Figure 32 exemplifies, at low duty cycles the negative bias during turn-off is reduced, while at large duty ratios the turn-on voltage becomes insufficient.




Figure 32. Normalized Coupling Capacitor Voltage as a Function of Duty Ratio

The inadequate turn-on voltage at large duty ratios can be resolved by using a clamp circuit connected in parallel to  $R_{GS}$  as shown in Figure 31. Its effect on the coupling capacitor voltage is also shown in Figure 32. As the coupling capacitor voltage is limited by the clamp, the maximum negative bias voltage of the gate is determined. Since the gate drive amplitude is not effected by the AC coupling circuit, a minimum turn-on voltage can be assured for the entire duty cycle range.

### 6.1 Calculating the Coupling Capacitor

The amount of charge going through  $C_C$  in every switching cycle causes an AC ripple across the coupling capacitor on the switching frequency basis. Obviously, this voltage change should be kept relatively small compared to the amplitude of the drive voltage.

The ripple voltage can be calculated based on the charge defined previously as shown in Equation 36.

$$\Delta V_C = \frac{Q_G}{C_C} + \frac{(V_{DRV} - V_C) \times D}{C_C \times R_{GS} \times f_{DRV}} \quad (36)$$

Taking into account that  $V_C = D \cdot V_{DRV}$ , Equation 37 can be rearranged to yield the desired capacitor value as well.

$$C_C = \frac{Q_G}{\Delta V_C} + \frac{V_{DRV} \times (1-D) \times D}{\Delta V_C \times R_{GS} \times f_{DRV}} \quad (37)$$

The expression reveals a maximum at  $D = 0.5$ . A good rule of thumb is to limit the worst case AC ripple amplitude ( $\Delta V_C$ ) to approximately 10% of  $V_{DRV}$ .

## 6.2 Start-Up Transient of the Coupling Capacitor

Before the desired minimum coupling capacitor value could be calculated, one more parameter must be defined. The value of  $R_{GS}$  has to be selected. In order to make an intelligent decision the start up transient of the AC coupling circuit must be examined.

At power up, the initial voltage across  $C_C$  is zero. As the output of the driver start switching the DC voltage across the coupling capacitor builds up gradually until it reaches its steady state value,  $V_C$ . The duration to develop  $V_C$  across  $C_C$  depends on the time constant defined by  $C_C$  and  $R_{GS}$ . Therefore, to achieve a target start-up transient time and a certain ripple voltage of the coupling capacitor at the same time, the two parameters must be calculated together. Fortunately, there are two equations for two unknowns:

$$C_C = \frac{Q_G}{\Delta V_C} + \frac{V_{DRV} \times (1-D) \times D}{\Delta V_C \times R_{GS} \times f_{DRV}}$$

$$\tau = R_{GS} \times C_C \rightarrow R_{GS} = \frac{\tau}{C_C} \quad (38)$$

which yields a single solution. Substituting the expression for  $R_{GS}$  from the second equation,  $D = 0.5$  for worst case condition and targeting  $\Delta V_C = 0.1 \times V_{DRV}$ , the first equation can be solved and simplified for a minimum capacitor value as shown in Equation 39.

$$C_{C,MIN} = \frac{20 \times Q_G \times \tau \times f_{DRV}}{V_{DRV} \times (2 \times \tau \times f_{DRV} - 5)} \quad (39)$$

Once  $C_{C,MIN}$  is calculated, its value and the desired start-up time constant ( $\tau$ ) defines the required pull down resistance. A typical design trade-off for AC coupled drives is to balance efficiency and transient time constant. For quicker adjustment of the coupling capacitor voltage under varying duty ratios, higher current must be allowed in the gate-to-source resistor.

## 7 Transformer-Coupled Gate Drives

Before the appearance of high voltage gate drive ICs, using a gate drive transformer was the only viable solution to drive high side switches in offline or similar high voltage circuits. The two solutions coexist today, both have their pros and cons serving different applications. The integrated high side drivers are convenient, use smaller circuit board area but have significant turn-on and turn-off delays. The properly designed transformer coupled solution has negligible delays and it can operate across higher potential differences. Usually it takes more components and requires the design of a transformer or at least the understanding of its operation and specification.


Before concentrating on the gate drive circuits, some common issues pertinent to all transformer designs and their correlation to gate drive transformers will be reviewed.

- Transformers have at least two windings. The use of separate primary and secondary windings facilitates isolation. The turns ratio between primary and secondary allows voltage scaling. In the gate drive transformer, voltage scaling is usually not required, but isolation is an important feature.

- Ideally the transformer stores no energy, there is no exemption. The so called flyback “transformer” really is coupled inductors. Nevertheless, small amounts of energy are stored in real transformers in the nonmagnetic regions between the windings and in small air gaps where the core halves come together. This energy storage is represented by the leakage and magnetizing inductance. In power transformers, reducing the leakage inductance is important to minimize energy storage thus to maintain high efficiency. The gate drive transformer handles very low average power, but it delivers high peak currents at turn-on and turn-off. To avoid time delays in the gate drive path, low leakage inductance is still imperative.
- Faraday’s law requires that the average voltage across the transformer winding must be zero over a period of time. Even a small DC component can cause flux “walk” and eventual core saturation. This rule will have a substantial impact on the design of transformer coupled gate drives controlled by single ended PWM circuits.
- Core saturation limits the applied volt-second product across the windings. The transformer design must anticipate the maximum voltsecond product under all operating conditions, which must include worst case transients with maximum duty ratio and maximum input voltage at the same time. The only relaxation for gate drive transformer design is their regulated supply voltage.
- A significant portion of the switching period might be reserved to reset the core of the main power transformer in single ended applications, (working only in the first quadrant of the B-H plane) such as the forward converter. The reset time interval limits the operating duty ratio of the transformer. This is rarely an issue even in single ended gate drive transformer designs because they must be AC coupled, thus, they operate with bi-directional magnetization.

### 7.1 Single-Ended Transformer-Coupled Gate-Drive Circuits

These gate drive circuits are used in conjunction with a single output PWM controller to drive a high side switch. [Figure 33](#) shows the basic circuit.



**Figure 33. Single-Ended Transformer-Coupled Gate Drive**

The coupling capacitor must be placed in series with the primary winding of the gate drive transformer to provide the reset voltage for the magnetizing inductance. Without the capacitor there would be a duty ratio dependent DC voltage across the winding and the transformer would saturate.

The DC voltage ( $V_C$ ) of  $C_C$  develops the same way as shown in AC coupled direct drives. The steady state value of the coupling capacitor voltage is shown in [Equation 40](#).

$$V_C = D \times V_{DRV} \tag{40}$$

Similar to AC coupled direct drives, the actual gate drive voltage,  $V_C$ , changes with duty ratio. In addition, sudden changes in duty ratio will excite the L-C resonant tank formed by the magnetizing inductance of the gate drive transformer and the coupling capacitor. In most cases, this L-C resonance can be damped by inserting a low value resistor ( $R_C$ ) in series with  $C_C$ . The value of  $R_C$  is determined by the characteristic impedance of the resonant circuit and given as shown in [Equation 41](#).


$$R_C \geq 2 \times \sqrt{\frac{L_M}{C_C}} \tag{41}$$

Keep in mind that the  $R_C$  value defined in Equation 41 is the equivalent series resistance that includes the output impedance of the PWM driver. Additionally, consider that a critically damped response in the coupling capacitor voltage might require unreasonable high resistor value. This would limit the gate current, consequently the switching speed of the main switch. On the other hand, underdamped response may result in unacceptable voltage stress across the gate source terminals during the resonance.

The current building  $V_C$  has two components: the magnetizing current of the transformer and the current flowing in the pull down resistor connected between the gate and the source of the main MOSFET. Accordingly, the start-up and transient time constant governing the adjust speed of the coupling capacitor voltage reflects the effect of the magnetizing inductance of the gate drive transformer and can be estimated by:

$$\tau = \frac{2 \times \pi \times f_{DRV} \times L_M \times R_{GS} \times C_C}{2 \times \pi \times f_{DRV} \times L_M + R_{GS}} \quad (42)$$

The magnetizing inductance has another significant effect on the net current of the driver, and on its direction. Figure 34 highlights the different current components flowing in the circuit and the sum of the current components,  $I_{OUT}$ , which has to be provided by the driver.



**Figure 34. Driver Output Current With Transformer-Coupled Gate Drive**

Note the gray shaded area in the output current waveform. The output driver is in its low state, which means it is supposed to sink current. But because of the magnetizing current component, the driver actually sources current. Therefore, the output must handle bi-directional current with transformer coupled gate drives. This might require additional diodes if the driver is not capable of carrying current in both directions. Bipolar MOSFET drivers are a typical example where a Schottky diode has to be connected between the ground and the output pin. Similar situation can occur during the high state of the driver at different duty cycle or current component values. One easy remedy to solve this problem and avoid the diodes on the driver's output is to increase the resistive current component to offset the effect of the magnetizing current.

At wide duty cycles, like in the buck converter, the circuit of Figure 33 does not provide adequate gate drive voltage. The coupling capacitor voltage increases proportionally to the duty ratio. Accordingly, the negative bias during off-time increases as well and the turn-on voltage decreases. Adding two small components on the secondary side of the gate drive transformer can prevent this situation.



Figure 35 shows a commonly used technique to restore the original voltage levels of the gate drive pulse.




Figure 35. DC Restore Circuit in Transformer-Coupled Gate Drive

Here, a second coupling capacitor ( $C_{C2}$ ) and a simple diode clamp ( $D_{C2}$ ) are used to restore the original gate drive amplitude on the secondary side of the transformer. If a larger negative bias is desired during the off time of the main switch, a Zener diode can be added in series with the diode in a similar fashion as it is shown in Figure 31, with respect to the AC coupled direct drive solution.

### 7.1.1 Calculating the Coupling Capacitors

The method to calculate the coupling capacitor values is based on the maximum allowable ripple voltage and the amount of charge passing through the capacitor in steady state operation was described in the previous AC coupled circuits. The equation for  $C_{C2}$  is similar to the one identified for direct coupled gate drive circuit. The ripple has two components: one is related to the total gate charge of the main MOSFET and a second component due to the current flowing in the gate pull down resistor:

$$C_{C2} = \frac{Q_G}{\Delta V_{C2}} + \frac{(V_{DRC} - V_{DC2,FW}) \times D_{MAX}}{\Delta V_{C2} \times R_{GS} \times f_{DRV}} \quad (43)$$

This expression has a maximum at the maximum on-time of the switch, that is, at maximum duty ratio. In the primary side coupling capacitor the magnetizing current of the gate drive transformer generates an additional ripple component. Its effect is reflected in Equation 44 that can be used to calculate the primary side coupling capacitor value.

$$C_{C1} = \frac{Q_G}{\Delta V_{C1}} + \frac{(V_{DRV} - V_{DC2,FW}) \times D}{\Delta V_{C1} \times R_{GS} \times f_{DRV}} + \frac{V_{DRV} \times (D^2 - D^3)}{\Delta V_{C1} \times 4 \times L_M \times f_{DRV}^2} \quad (44)$$

The minimum capacitance assured to stay below the targeted ripple voltage under all operating conditions can be found by determining the maximum of the above expression. Unfortunately, the maximum occurs at different duty ratios depending on the actual design parameters and component values. In the majority of practical solutions, it falls between  $D = 0.6$  and  $D = 0.8$  range.

Also note that the sum of the ripple voltages,  $\Delta V_{C1} + \Delta V_{C2}$  appears at the gate terminal of the main MOSFET transistor. When aiming for a particular ripple voltage or droop at the gate terminal, it has to be split between the two coupling capacitors.

### 7.1.2 Gate-Drive Transformer Design

The function of the gate drive transformer is to transmit the ground referenced gate drive pulse across large potential differences to accommodate floating drive implementations. Like all transformers, it can be used to incorporate voltage scaling, although it is rarely required. It handles low power but high peak currents to drive the gate of a power MOSFET. The gate drive transformer is driven by a variable pulse width as a function of the PWM duty ratio and either constant or variable amplitude depending on the circuit configuration. In the single ended circuits the gate drive transformer is AC coupled and the magnetizing inductance sees a variable amplitude pulse. The double ended arrangements, such as half-bridge applications, drive the gate drive transformer with a constant amplitude signal. In all cases, the gate drive transformers are operated in both, the first and third quadrant of the B-H plane.

The gate drive transformer design is very similar to a power transformer design. The turns ratio is usually one, and the temperature rise due to power dissipation is usually negligible. Accordingly, the design can be started with the core selection. Typical core shapes for gate drive transformer include toroidal, RM, P or similar cores. The core material is high permeability ferrite to maximize the magnetizing inductance value, consequently lower the magnetizing current. Seasoned designers can pick the core size from experience or it can be determined based on the area product estimation in the same way as it is required in power transformer design. Once the core is selected, the number of turns of the primary winding can be calculated by Equation 45.


$$N_P = \frac{V_{TR} \times t}{\Delta B \times A_e}$$

where

- $V_{TR}$  is the voltage across the primary winding
- $t$  is the duration of the pulse
- $\Delta B$  is the peak-to-peak flux change during  $t$
- $A_e$  is the equivalent cross section of the selected core

(45)

The first task is to find the maximum volt-second product in the numerator. Figure 36 shows the normalized volt-second product for both single ended and double ended gate drive transformers as the function of the converter duty cycle.



**Figure 36. Gate-Drive Transformer Volt-second Product vs. Duty Ratio**

For an AC coupled circuit, the worst case is at  $D = 0.5$  while direct coupling reaches the peak volt-second value at the maximum operating duty ratio. Interestingly, the AC coupling reduces the maximum steady state volt-second product by a factor of four because at large duty ratios the transformer voltage is proportionally reduced due to the voltage developing across the coupling capacitor.

It is much more difficult to figure out  $\Delta B$  in the  $N_p$  equation. The reason is flux walking during transient operation. When the input voltage or the load are changing rapidly, the duty ratio is adjusted accordingly by the PWM controller. Deducing exact quantitative result for the flux walk is rather difficult. It depends on the control loop response and the time constant of the coupling network when it is present. Generally, slower loop response and a faster time constant have a tendency to reduce flux walking. A three to one margin between saturation flux density and peak flux value under worst case steady state operation is desirable for most designs to cover transient operation.

The next step is to arrange the windings in the available window area of the core. As mentioned before, the leakage inductance should be minimized to avoid time delay across the transformer, and the AC wire resistance must be kept under control. On toroidal cores, the windings should be wound bifilar or trifilar depending on the number of windings in the gate drive transformer. With pot cores, each winding should be kept in a single layer. The primary should be the closest to the center post, followed by the low side winding, if used, and the high side winding should be the farthest from the center post. This arrangement in pot cores provides an acceptable leakage inductance and the lowest AC winding resistance. Furthermore, natural shielding of the control (primary) winding against capacitive currents flowing between the floating components and power ground is provided by the low side winding, which is usually connected to the power ground directly.

### 7.1.3 Dual-Duty Transformer-Coupled Circuits

There are high side switching applications where the low output impedance and short propagation delays of a high speed gate drive IC are essential. Figure 37 and Figure 38 show two fundamentally different solutions to provide power as well as control to regular low voltage gate drive ICs in a floating application using only one transformer.




Figure 37. Power and Control Transmission With One Transformer

The circuit of Figure 37 uses the switching frequency to carry the control signal and the power for the driver. The operation is rather simple. During the on-time of the main switch, the positive voltage on the secondary side of the transformer is peak rectified to generate the supply voltage for the gate drive IC. Since the power is generated from the gate drive pulses, the first few drive pulses must charge the bias capacitor. Therefore, it is desirable that the driver IC chosen for this application has an under voltage lock out feature to avoid operation with insufficient gate voltage. As it is shown in the circuit diagram, the DC restoration circuit ( $C_{C2}$  and  $D_{C2}$ ) must be used to generate a bias voltage for the driver, which is independent of the operating duty ratio.  $D_{C2}$  also protects the input of the driver against the negative reset voltage of the transformer secondary winding. The transformer design for this circuit is basically identical to any other gate drive transformer design. The power level is just slightly increased by the power consumption of the driver IC, which is relatively small compared to the power loss associated by the total gate charge of the MOSFET. The transformer carries a high peak current but this current charges the bypass capacitor, not the input capacitance of the MOSFET. All gate current is contained locally between the main transistor, driver IC and bypass capacitor.





Figure 38. Power and Control Transmission With One Transformer

Another similar solution to transfer power and control signal with the same transformer is shown in Figure 38. The difference between the two circuits in Figure 37 and Figure 38 is the operating frequency of the transformer. This implementation utilizes a dedicated chip pair. The high frequency carrier signal ( $f_{CARRIER} \gg f_{DRV}$ ) is used to power transfer, while amplitude modulation transmits the control command. The basic blocks of the gate drive schematic in Figure 38 can be integrated into two integrated circuits allowing efficient utilization of circuit board area. Because of the high frequency operation, the transformer size can be reduced compared to traditional gate drive transformers. Another benefit of this solution is that the bias voltage of the floating driver can be established independently of the gate drive commands, thus the driver can react without the start-up delay discussed in the previous solution.

## 7.2 Double-Ended Transformer-Coupled Gate Drives

In high power half-bridge and full-bridge converters, the need arises to drive two or more MOSFETs usually controlled by a push-pull or also called double-ended PWM controller. A simplified schematic of such gate drive circuit is illustrated in [Figure 39](#).

In these applications a dual polarity symmetrical gate drive voltage is readily available. In the first clock cycle, OUTA is on, forcing a positive voltage across the primary winding of the gate drive transformer. In the next clock cycle, OUTB is on for the same amount of time (steady state operation) providing an opposite polarity voltage across the magnetizing inductance. Averaging the voltage across the primary for any two consecutive switching period results zero volts.



**Figure 39. Push-Pull Type Half-Bridge Gate Drive**

Therefore, AC coupling is not needed in pushpull type gate drive circuits.

Designers are often worried about any small amount of asymmetry that could be caused by component tolerances and offsets in the controller. These small deviations are easily compensated by the output impedance of the driver or by a small resistor in series with the primary winding of the transformer. The uneven duty cycle causes a small DC current in the transformer, which generates a balancing voltage across the equivalent resistance of the drive circuit. Assuming two different duty ratios,  $D_A$  and  $D_B$  for the PWM outputs, the DC current level of the magnetizing inductance is defined as shown in [Equation 46](#).


$$I_{DC} = \frac{V_{DRV}}{2 \times R_{EQV}} \times (D_A - D_B) \quad (46)$$

To demonstrate the triviality of this problem, assume that  $D_A = 0.33$ ,  $D_B = 0.31$  (6% relative duty ratio difference!),  $V_{DRV} = 12$  V, and  $R_{EQV} = 5\Omega$ , which is the sum of one low side and one high side driver output impedance. The resulting  $D_C$  current is 24 mA and the excess power dissipation is only 3 mW.

The design of the gate drive transformer follows the same rules and procedures as already described in this section. The maximum voltsecond product is defined by  $V_{DRV}$  and the switching period, because push-pull circuits are usually not duty ratio limited.

Appropriate margin (approximately 3:1) between worst case peak flux density and saturation flux density must be provided.

A unique application of the push-pull type gate drive circuits is given in [Figure 40](#) to control four power transistors in a phase shift modulated fullbridge converter.



**Figure 40. Push-Pull Type Half-Bridge Gate Drive**

Due to the phase shift modulation technique, this power stage uses four approximately 50% duty cycle gate drive signals. The two MOSFETs in each leg requires a complementary drive waveform, which can be generated by the two output windings of the same gate drive transformer. Although, steady state duty ratios are always 0.5, changing the phase relationship between the two complementary pulse trains necessitates to have an asymmetry in the duty cycles. Therefore, during transient operation the PWM outputs are not producing the normal 50% duty cycle signals for the gate drive transformers. Accordingly, a safety margin must be built in the transformer to cover uneven duty ratios during transients.

Another interesting fact to point out is that local turn-off circuits can be easily incorporated and are very often needed on the secondary side of the transformer. The gate drive transformer, more precisely the leakage inductance of the transformer exhibits a relatively high impedance for fast changing signals. The turn-off speed and  $dv/dt$  immunity of the power circuit can be severely impacted if the driver's pull down capability is not optimized for high speed switching applications.

## 8 Summary

Every consideration described earlier regarding switching speeds,  $dv/dt$  immunity, bypassing rules, and so forth are equally applicable for all circuits including transformer coupled gate drives. As the topics build upon each other, only the unique and new properties of the particular circuit have been highlighted.

This application report demonstrated a systematic approach to design high performance gate drive circuits for high speed switching applications. The procedure can be summarized by the following step-by-step checklist:

- The gate drive design process begins AFTER the power stage is designed and the power components are selected.
- Collect all relevant operating parameters. Specifically, the voltage and current stresses of the power MOSFET based on the application requirements, operating junction temperature,  $dv/dt$  and  $di/dt$  limits related to external circuits around the power MOSFET that are often determined by the different snubber or resonant circuitry in the power stage.
- Estimate all device parameters that describe the parasitic component values of the power semiconductor in the actual application circuit. Data sheet values are often listed for unrealistic test conditions at room temperature and they must be corrected accordingly. These parameters include the device capacitances, total gate charge,  $R_{DS(on)}$ , threshold voltage, Miller plateau voltage, internal gate mesh resistance, and so forth.
- Prioritize the requirements: performance, printed circuit board size, cost target, and so forth. Then choose the appropriate gate drive circuit to match the power stage topology.
- Establish the bias voltage level that will be used to power the gate drive circuit and check for sufficient voltage to minimize the  $R_{DS(on)}$  of the MOSFET.
- Select a driver IC, gate-to-source resistor value, and the series gate resistance  $R_{GATE}$  according to the targeted power-up  $dv/dt$ , and desired turn-on and turn-off switching speeds.

- Design (or select) the gate drive transformer, if needed.
- Calculate the coupling capacitor values in case of AC coupling.
- Check start-up and transient operating conditions, especially in AC coupled gate drive circuits.
- Evaluate the  $dv/dt$  and  $di/dt$  capabilities of the driver and compare it to the values determined by the power stage.
- Add one of the turn-off circuits, if needed, and calculate its component values to meet  $dv/dt$  and  $di/dt$  requirements.
- Check the power dissipation of all components in the driver circuitry.
- Calculate the bypass capacitor values.
- Optimize the printed circuit board layout to minimize parasitic inductances.
- Always check the gate drive waveform on the final printed circuit board for excessive ringing at the gate-source terminals and at the output of the driver IC.
- Add protection or tune the resonant circuits by changing the gate drive resistor as needed.

In a reliable design, these steps should be evaluated for worst case conditions as elevated temperatures, transient voltage and current stresses can significantly change the operation of the driver, consequently the switching performance of the power MOSFET.

Of course, there are many more gate drive implementations that are not discussed in this document. Hopefully, the principles and methods presented here can help the reader's understanding and analyzing of other solutions. For those who are looking for quick answers in the rather complex field of high speed gate drive design, see Appendix A through E offer typical, numerical examples of the different calculations ([Seminar 1400 Topic 2 Appendix A/F Est MOSFET Parameters from the Data Sheet](#)). Appendix F from [Seminar 1400 Topic 2 Appendix A/F Est MOSFET Parameters from the Data Sheet](#) provides a complete, step-by-step gate drive design example for an active clamp forward converter with a ground referenced and a floating gate drive circuits.

## 9 References

1. V. Barkhordarian, "Power MOSFET Basics", International Rectifier, Technical Paper
2. S. Clemente, et al., "Understanding HEXFET® Switching Performance", International Rectifier, Application Note 947
3. B. R. Pelly, "A New Gate Charge Factor Leads to Easy Drive Design for Power MOSFET Circuits", International Rectifier, Application Note 944A
4. "Understanding MOSFET Data", Supertex, DMOS Application Note AN-D15
5. K. Dierberger, "Gate Drive Design For Large Die MOSFETs", PCIM '93, reprinted as Advanced Power Technology, Application Note APT9302
6. D. Gillooly, "TC4426/27/28 System Design Practice", TelCom Semiconductor, Application Note 25
7. "Gate Drive Characteristics and Requirements for HEXFET®s", International Rectifier, Application Note AN-937
8. "TK75050 Smart MOSFET Driver Data Sheet", TOKO Power Conversion ICs Databook, Application Information Section
9. Adams, "Bootstrap Component Selection For Control IC's", International Rectifier, Design Tip DT 98-2
10. "HV Floating MOS-Gate Driver ICs", International Rectifier, Application Note INT978
11. C. Chey, J. Parry, "Managing Transients in Control IC Driven Power Stages" International Rectifier, Design Tip DT 97-3
12. "HIP408X Level Shifter Types", Harris Semiconductor
13. "IR2110 High and Low Side Driver" International Rectifier, Data Sheet No. PD- 6.011E
14. "Transformer-Isolated Gate Driver Provides Very Large Duty Cycle Ratios", International Rectifier, Application Note AN-950B
15. W. Andreyca, "Practical Considerations in Troubleshooting and Optimizing Power Supply Control Circuits and PCB Layout", Unitrode Corporation, Power Supply Design Seminar, SEM-1200, Topic 4
16. L. Spaziani, "A Study of MOSFET Performance in Processor Targeted Buck and Synchronous Buck Converters", HFPC Power Conversion Conference, 1996, pp 123-137
17. W. Andreyca, "Practical Considerations In High Performance MOSFET, IGBT and MCT Gate Drive Circuits", Unitrode Corporation, Application Note U-137
18. J. O'Connor, "Unique Chip Pair Simplifies Isolated High Side Switch Drive" Unitrode Corporation, Application Note U-127
19. D. Dalal, "Design Considerations for Active Clamp and Reset Technique", Unitrode Corporation, Power Supply Design Seminar SEM1100, Topic 3
20. E. Wittenbreder, "Zero voltage switching pulse width modulated power converters", U.S. Patent No. 5402329.
21. R. Erickson, "Lecture 20, The Transistor as a Switching Device", Power Electronics ECE579 Course Notes, Fall 1987, pg. 20-4 through 20-16.
22. R. Severns, J. Armijos, "MOSFET Electrical Characteristics," MOSPOWER Applications Handbook, Siliconix, Inc., 1984, pg. 3-1 through 3-8.
23. J. Bliss, "The MOSFET Turn-Off Device - A New Circuit Building Block," Motorola Semiconductor, Engineering Bulletin EB142, 1990.
24. [Seminar 1400 Topic 2 Appendix A/F Est MOSFET Parameters from the Data Sheet](#)

### Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from A Revision (March 2017) to A Revision


Page

- | Changes from A Revision (March 2017) to A Revision | Page |
|--|------|
| • Added link to Chinese translated document .....  | 1    |

# APPENDIX A

## Estimating MOSFET Parameters from the Data Sheet (Equivalent Capacitances, Gate Charge, Gate Threshold Voltage, Miller Plateau Voltage, Internal Gate Resistance, Maximum $dV/dt$ )

In this example, the equivalent  $C_{GS}$ ,  $C_{GD}$ , and  $C_{DS}$  capacitances, total gate charge, the gate threshold voltage and Miller plateau voltage, approximate internal gate resistance, and  $dv/dt$  limits of an IRFP450 MOSFET will be calculated. A representative diagram of the device in a ground referenced gate drive application is pictured below.



The following application information are given to carry out the necessary calculations:

- $V_{DS,OFF}=380V$       the nominal drain-to-source off state voltage of the device.
- $I_D=5A$               the maximum drain current at full load.
- $T_J=100^{\circ}C$         the operating junction temperature.
- $V_{DRV}=13V$         the amplitude of the gate drive waveform.
- $R_{GATE}=5\Omega$       the external gate resistance.
- $R_{LO}=R_{HI}=5\Omega$     the output resistances of the gate driver circuit.

### A1. Capacitances

The data sheet of the IRFP450 gives the following capacitance values:

		LIFE CONTACT			s	
$C_{iss}$	Input Capacitance	—	2600	—	pF	$V_{GS}=0V$
$C_{oss}$	Output Capacitance	—	720	—		$V_{DS}= 25V$
$C_{rss}$	Reverse Transfer Capacitance	—	340	—		$f=1.0MHz$ See Figure 5

Using these values as a starting point, the average capacitances for the actual application can be estimated as:



Equations:

$$C_{RSS,ave} = 2 \cdot C_{RSS,spec} \cdot \sqrt{\frac{V_{DS,spec}}{V_{DS,off}}}$$

$$C_{OSS,ave} = 2 \cdot C_{OSS,spec} \cdot \sqrt{\frac{V_{DS,spec}}{V_{DS,off}}}$$

Numerical Example:

$$C_{RSS,ave} = 2 \cdot 340\text{pF} \cdot \sqrt{\frac{25\text{V}}{380\text{V}}} = 174\text{pF}$$

$$C_{OSS,ave} = 2 \cdot 720\text{pF} \cdot \sqrt{\frac{25\text{V}}{380\text{V}}} = 369\text{pF}$$

The physical capacitor values can be obtained from the basic relationships:

$$C_{GD} = C_{RSS,ave}$$

$$C_{GS} = C_{ISS} - C_{RSS}$$

$$C_{DS} = C_{OSS,ave} - C_{RSS,ave}$$

$$C_{GD} = 174\text{pF}$$

$$C_{GS} = 2600\text{pF} - 340\text{pF} = 2260\text{pF}$$


$$C_{DS} = 369\text{pF} - 174\text{pF} = 195\text{pF}$$

Notice that  $C_{GS}$  is calculated from the original data sheet values. Within one equation, it is important to use capacitor values which are measured under the same test conditions. Also keep in mind that  $C_{GS}$  is constant, it is not voltage dependent. On the other hand,  $C_{GD}$  and  $C_{DS}$  capacitors are strongly non-linear and voltage dependent. Their highest value is at or near 0V and rapidly decreasing as the voltage increases across the gate-to-drain and drain-to-source terminals respectively.

## A2. Gate charge

The worst case gate charge numbers for a particular gate drive amplitude, drain current level, and drain off state voltage are given in the IRFP450 data sheet.

$Q_g$	Total Gate Charge	—	—	150	nC	$I_D=14\text{A}$ $V_{DS}=400\text{V}$ $V_{GS}=10\text{V}$ See Fig. 6 and 13 ④
$Q_{gs}$	Gate-to-Source Charge	—	—	20		
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	—	80		



Correcting for a different gate drive amplitude is simple using the typical Total Gate Charge curve as illustrated on the left.

Starting from the 13V gate-to-source voltage on the left hand side, find the corresponding drain-to-source voltage curve (interpolate if not given exactly), then read the total gate charge value on the horizontal axes.

If a more accurate value is required, the different gate charge components must be determined individually. The gate-to-source charge can be estimated from the curve on the left, only the correct Miller plateau level must be known. The Miller charge can be calculated from the  $C_{RSS,AVE}$  value obtained in A1. Finally, the over drive charge component – raising the gate-to-source voltage from the Miller plateau to the final amplitude – should be estimated from the graph on the left again.


### A3. Gate threshold and Miller plateau voltages

As it was already shown in A2, and will be demonstrated later, several MOSFET switching characteristic are influenced by the actual value of the gate threshold and Miller plateau voltages. In order to calculate the Miller plateau voltage, one possibility would be to use the gate-to-source threshold voltage ( $V_{TH}$ ) and transconductance ( $g_{fs}$ ) of the MOSFET as listed in the data sheet.

$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS}=V_{GS}, I_D=250\mu A$
$g_{fs}$	Forward Transconductance	9.3	—	—	S	$V_{DS}=50V, I_D=8.4A$ ④

Unfortunately, the threshold is not very well defined and the listed  $g_{fs}$  is a small signal quantity. A more accurate method to obtain the actual  $V_{TH}$  and Miller plateau voltages is to use the Typical Transfer Characteristics curves of the data sheet.

From the same temperature curve, pick two easy to read points and note the corresponding drain currents and gate-to-source voltages. Select the drain current values to correspond to vertical grid lines of the graph, that way the currents can be read accurately. Then follow the intersections to the horizontal axes and read the gate-to-source voltages. Starting with the drain currents will result in higher accuracy because the gate-to-source voltage is on a linear scale as opposed to the logarithmic scale in drain current. It is easier to estimate  $V_{GS1}$  and  $V_{GS2}$  on the linear scale therefore the potential errors are much smaller.



For this example, using the 150°C curve:

$$I_{D1} = 3A$$

$$V_{GS1} = 4.13V$$

$$I_{D2} = 20A$$

$$V_{GS2} = 5.67V$$

The gate threshold and Miller Plateau voltages can be calculated as:

$$I_{D1} = K \cdot (V_{GS1} - V_{TH})^2$$

$$I_{D2} = K \cdot (V_{GS2} - V_{TH})^2$$

$$V_{TH} = \frac{V_{GS1} \cdot \sqrt{I_{D2}} - V_{GS2} \cdot \sqrt{I_{D1}}}{\sqrt{I_{D2}} - \sqrt{I_{D1}}}$$

$$K = \frac{I_{D1}}{(V_{GS1} - V_{TH})^2}$$

$$V_{GS,Miller} = V_{TH} + \sqrt{\frac{I_{LOAD}}{K}}$$

$$V_{TH} = \frac{4.13V \cdot \sqrt{20A} - 5.67V \cdot \sqrt{3A}}{\sqrt{20A} - \sqrt{3A}} = 3.157V$$

$$K = \frac{3A}{(4.13V - 3.157V)^2} = 3.169$$

$$V_{GS,Miller} = 3.157V + \sqrt{\frac{5A}{3.169}} = 4.413V$$

These values correspond to 150°C junction temperature, because the 150°C curve from the Typical Transfer Characteristics was used. Due to the substantial temperature coefficient of the threshold voltage, the results have to be corrected for the 100°C operating junction temperature in this application. The gate threshold voltage and the Miller plateau voltage level must be adjusted by:

$$\Delta V_{\text{ADJ}} = (T_J - 150^\circ\text{C}) \cdot \text{TC} \qquad \Delta V_{\text{ADJ}} = (100^\circ\text{C} - 150^\circ\text{C}) \cdot \left( -0.007 \frac{\text{V}}{^\circ\text{C}} \right) = +0.35\text{V}$$

#### A4. Internal gate resistance

Another interesting parameter is the internal gate mesh resistance ( $R_{G,I}$ ), which is not defined in the data sheet. This resistance is an equivalent value of a distributed resistor network connecting the gates of the individual MOSFET transistor cells in the device. Consequently, the gate signal distribution within a device looks and behaves very similar to a transmission line. This results in different switching times of the individual MOSFET cells within a device depending on the cells distance from the bound pad of the gate connection.

The most reliable method to determine  $R_{G,I}$  is to measure it with an impedance bridge. The measurement is identical to the ESR measurement of capacitors which is routinely carried out in the lab. For this measurement the source and drain terminals of the MOSFET are shorted together. The impedance analyzer should be set to  $R_S$ - $C_S$  or if it is available  $R_S$ - $C_S$ - $L_S$  equivalent circuit to yield the component values of the equivalent gate resistor,  $R_{G,I}$ , the MOSFET's input capacitance,  $C_{ISS}$  and the series parasitic inductance of the device, all connected in series.

For this example, the equivalent component values of an IRFP450 were measured by an HP4194 impedance analyzer. The internal gate resistance of the device was determined as  $R_{G,I}=1.6\Omega$ . The equivalent inductance was measured at 12.9nH and the input capacitance was 5.85nF.

#### A5. dv/dt limit

MOSFET transistors are susceptible to dv/dt induced turn-on only when their drain-to-source voltage rises rapidly. Fundamentally, the turn-on is caused by the current flowing through the gate-drain capacitor of the device and generating a positive gate-to-source voltage. When the amplitude of this voltage exceeds the gate-to-source turn-on threshold of the device, the MOSFET starts to turn-on. There are three different scenarios to consider.


First, look at the capacitive divider formed by the  $C_{GD}$  and  $C_{GS}$  capacitors. Based on these capacitor values the gate-to-source voltage can be calculated as:

$$V_{GS} = V_{DS} \cdot \frac{C_{GD}}{C_{GS} + C_{GD}}$$

If  $V_{GS} < V_{TH}$ , the MOSFET stays off. The maximum drain-to-source voltage to ensure this can be estimated by:

$$V_{DS,MAX} \approx V_{TH} \cdot \frac{C_{GS} + C_{GD}}{C_{GD}}$$

This mechanism provides full protection against dv/dt induced turn-on in low voltage applications, independent of the internal gate resistor and the external drive impedances.





For higher voltage applications, it is desirable to determine the natural  $dv/dt$  limit of the MOSFET. This characteristic corresponds to the maximum  $dv/dt$  the device can withstand without turning on in an ideal situation where the external drive impedance is zero. This is signified by the shorted gate-source connection in the schematic diagram on the right.

The turn-on is initiated by the voltage drop across  $R_{G,I}$  due to the charge current of  $C_{GD}$ . Accordingly, the natural  $dv/dt$  limit can be calculated by:

$$\frac{dv}{dt}_{N-LIMIT} = \frac{V_{TH}}{R_{G,I} \cdot C_{GD}}$$

This number is significant in evaluating the suitability of a device for a specific application where the turn-off  $dv/dt$  is forced by other components in the circuit. These applications include synchronous rectifiers, resonant mode and soft-switching power converters.



The third calculation describes the resulting  $dv/dt$  limit of the drain-to-source voltage waveform based on the parasitic components of the MOSFET device and the characteristics of the gate drive circuit. To avoid turn-on, the gate-to-source voltage must stay below the turn-on threshold voltage:

$$\frac{dv}{dt}_{LIMIT} = \frac{V_{TH}}{(R_{G,I} + R_{GATE} + R_{LO}) \cdot C_{GD}}$$

It is important to emphasize again that the threshold voltage of the MOSFET transistor changes significantly with temperature. Therefore, the effect of high junction temperature must be taken into effect. For the particular example using the IRFP450 type transistor at 100°C operating junction temperature the calculations yield the following limitations:

Case 1. No  $dv/dt$  induced turn-on takes place below the drain-to-source voltage of:

$$V_{DS,MAX} = (V_{TH} + \Delta V_{ADJ}) \cdot \frac{C_{GS} + C_{GD}}{C_{GD}} \quad V_{DS,MAX} = (3.157V + 0.35V) \cdot \frac{2600pF}{340pF} = 26.82V$$

Case 2. The natural  $dv/dt$  limit of the IRFP450 is:

$$\frac{dv}{dt}_{N-LIMIT} = \frac{V_{TH} + \Delta V_{ADJ}}{R_{G,I} \cdot C_{GD}} \quad \frac{dv}{dt}_{N-LIMIT} = \frac{3.157V + 0.35V}{1.6\Omega \cdot 340pF} = 6.4 \frac{kV}{\mu s}$$


Case 3. The in-circuit  $dv/dt$  limit including the effect of the driver's output impedance is:

$$\frac{dv}{dt}_{LIMIT} = \frac{V_{TH} + \Delta V_{ADJ}}{(R_{G,I} + R_{GATE} + R_{LO}) \cdot C_{GD}} \quad \frac{dv}{dt}_{LIMIT} = \frac{3.157V + 0.35V}{(1.6\Omega + 5\Omega + 5\Omega) \cdot 340pF} = 889 \frac{V}{\mu s}$$

# APPENDIX B

## Calculating Driver Bypass Capacitor Value

MOSFET drivers must be operated from a low impedance voltage source to achieve high switching speed and reliable operation. To provide this virtual voltage source, the bias line of the drivers must be locally bypassed by very good quality, high frequency capacitors. In most applications this capacitance is realized by low impedance, high frequency, multilayer ceramic capacitors. Half of the success in bypassing can be ensured by the proper location of the bypass capacitors and the driver itself. Some of the most important rules of proper gate drive design are highlighted in the example below:



- The driver should be close to the device it is driving. Significant distance can be tolerated between the PWM controller and the MOSFET driver with careful layout design. Even though there is no high current between the output of the PWM IC and the input of the driver, relatively wide printed circuit board traces can reduce the parasitic interconnection inductance, thus providing lower loop impedance and better noise immunity.
- It is also important to separately bypass the individual noise sources, i.e. the power stage, the PWM controller and the driver both have their own respective bypass capacitors. The three shaded loop areas must be minimized.


During turn-on the gate current flows through the bypass capacitor of the driver, while during turn-off the high frequency bypass capacitor of the power stage must provide a path to charge the  $C_{GD}$  capacitor of the MOSFET.

In this numerical example an IRFP350 MOSFET is driven by a Micrel MIC4423 driver. The driver's quiescent current  $I_{Q,HI}$  with a high input, is 2.5mA. When the input is low the quiescent current is negligible. The switching frequency is 100kHz and the maximum duty ratio of the PWM signal is 0.7. The gate is driven by a 12V signal, and the off state voltage of the device is approximately 300V. From these operating conditions the total gate charge can be estimated as 115nC. A 5% percent ripple voltage across the bypass capacitor is acceptable, and a 12V bias would allow 0.6V ripple voltage. The equation to calculate the minimum bypass capacitor value is:

$$C_{BYPASS} = \frac{I_{Q,HI} \cdot \frac{D_{MAX}}{f_{DRV}} + Q_G}{\Delta V}$$

$$C_{BYPASS} = \frac{2.5mA \cdot \frac{0.7}{100kHz} + 115nC}{0.6V} = 221nF$$


The effect of switching frequency on the bypass capacitor value is depicted in the figure on the right. At high frequency, the gate charge determines the minimum bypass capacitor, thus the curve approaches an asymptotic minimum value. At low operating frequencies the quiescent current of the driver commands the minimum capacitor size. Note that this ripple component depends on the duty ratio of the PWM signal. For this calculation, the worst case situation ( $D=0.7$ ) was considered.



## APPENDIX C

### Bootstrap Bypass Capacitor Example

In this example an IR2125 high voltage integrated gate driver is employed to drive an IRF1310N transistor in a 48V input buck converter. The corresponding schematic diagram is given below.



Let's assume the following application parameters:

$V_{IN,MAX}=65V$	the maximum steady state input voltage.
$V_{DRV}=12V$	the bias voltage for the high side driver and the gate drive amplitude.
$\Delta V_{BST}=0.5V$	the steady state ripple voltage across $C_{BST}$ .
$\Delta V_{BST,MAX}=3V$	the maximum voltage droop across $C_{BST}$ before the driver goes to under voltage lockout or the gate drive amplitude becomes insufficient.
$f_{DRV}=100kHz$	the switching frequency.
$D_{MAX}=0.9$	the maximum steady state duty ratio at minimum input voltage – the controller does not limit the maximum duty cycle in this example.
$t_{OFF,TR}=400\mu s$	transient off-time – at sudden removal of the load, the MOSFET stays off for this time interval.
$t_{ON,TR}=200\mu s$	transient on-time – at sudden increase of the load current, the controller keeps the MOSFET on for this time interval to build up the output inductor current.

The circuit components are characterized by:

$Q_G=85nC$	the total gate charge of the IRF1310 @ $V_{DRV}=12V$ and $V_{DS}=65V$ .
$R_{GS}=5.1k\Omega$	the gate-to-source pull down resistor value.
$I_R=10\mu A$	leakage current of $D_{BST}$ @ $V_{IN,MAX}$ and $T_J=80^\circ C$ .
$V_F=0.6V$	forward voltage drop of $D_{BST}$ @ $0.1A$ and $T_J=80^\circ C$ .
$I_{LK}=0.13mA$	leakage current of the level shifter @ $V_{IN,MAX}$ and $T_J=100^\circ C$ .
$I_{QBS}=1mA$	quiescent current of the floating driver.

First, consider the steady state operation of the driver. Based on the ripple budget of 0.5V and the amount of charge consumed from the bootstrap capacitor, a minimum capacitance value can be established:

$$C_{BST,1} = \frac{\left( I_R + I_{LK} + I_{QBS} + \frac{V_{DRV} - V_F}{R_{GS}} \right) \cdot \frac{D_{MAX}}{f_{DRV}} + Q_G}{\Delta V_{BST}}$$

Substituting the numerical values yields the minimum bootstrap capacitor value for steady state operation:

$$C_{BST,1} = \frac{\left( 10\mu A + 0.13mA + 1mA + \frac{12V - 0.6V}{5.1k\Omega} \right) \cdot \frac{0.9}{100kHz} + 85nC}{0.5V} = 231nF$$

For the transient conditions calculate the capacitor values based on the maximum voltage droop. When the switch has to stay off for an extended period of time, the output inductor current decays to zero and the source of the main switch settles at the output voltage. The bootstrap diode is reverse biased and the bootstrap capacitor has to keep the floating driver alive. Moreover, at the end of the idle period,  $C_{BST}$  still has to provide the gate charge to turn-on the MOSFET. Accordingly, the required capacitor value is:

$$C_{BST,2} = \frac{\left( I_R + I_{LK} + I_{QBS} + \frac{V_{DRV} - V_F}{R_{GS}} \right) \cdot t_{OFF,TR} + Q_G}{\Delta V_{BST,MAX}}$$

Using the actual application parameters:

$$C_{BST,2} = \frac{\left( 10\mu A + 0.13mA + 1mA + \frac{12V - 0.6V}{5.1k\Omega} \right) \cdot 400\mu s + 85nC}{3V} = 478nF$$

The last calculation is carried out to check whether the switch can be turned on continuously for the desired 200 microseconds transient on time. The long on period will be followed by a guaranteed off-time when the bootstrap capacitor can be replenished. The bootstrap capacitor must hold enough energy to support the quiescent and leakage currents only as indicated in the expression below:

$$C_{BST,3} = \frac{\left( I_R + I_{LK} + I_{QBS} + \frac{V_{DRV} - V_F}{R_{GS}} \right) \cdot t_{ON,TR}}{\Delta V_{BST,MAX}}$$

With the given numerical values:

$$C_{BST,3} = \frac{\left( 10\mu A + 0.13mA + 1mA + \frac{12V - 0.6V}{5.1k\Omega} \right) \cdot 200\mu s}{3V} = 225nF$$


To fulfill all three requirements, the highest capacitor value ( $C_{BST}=470nF$ ) should be selected.

The high side driver IC must be bypassed not only by the bootstrap capacitor, but also by another ground referenced capacitor as indicated in the schematic diagram.  $C_{DRV}$  provides the high peak charge current to replenish the energy taken from  $C_{BST}$  during the preceding on-time of the main MOSFET. If  $C_{DRV} \gg C_{BST}$ , the bootstrap capacitor can be recharged to the full  $V_{DRV}$  level. Usually,  $C_{DRV}$  is an order of magnitude larger capacitance than  $C_{BST}$ . When selecting the value of the low side bypass capacitor, primarily the steady state operation should be considered. Accordingly,  $C_{DRV} \approx 10 \cdot C_{BST,1}$ , which requires  $C_{DRV} = 2.2\mu F$ .

## APPENDIX D

### Coupling Capacitor and Transient Settling Time Calculation

In this example the coupling capacitor and gate-to-source resistor value of an AC coupled gate drive circuit will be calculated. The design goal is to provide a 3V negative bias for the MOSFET during its off time. The application circuit is shown below:



The following application information is given:

$dV_{IN}/dt=200V/ms$	the maximum $dv/dt$ of the input voltage during power up, limited by the combined effect of the inrush current limiting circuit and the input energy storage capacitor.
$C_{GD,0}=1nF$	the maximum gate-to-drain capacitance of the MOSFET read from the data sheet at 0V drain-to-source voltage (worst case start-up condition).
$V_{TH}=2.7V$	the gate-to-source turn-on threshold @ $T_{A,MAX}$ .
$V_{DRV}=15V$	the supply voltage of the PWM controller, i.e. the gate driver's bias voltage.
$f_{DRV}=100kHz$	the switching frequency.
$D_{MAX}=0.8$	maximum duty ratio, limited by the PWM controller to reset the transformer.
$V_{CL}=3V$	the negative bias amplitude.
$\Delta V_C=1.5V$	maximum allowable ripple of the coupling capacitor.
$Q_G=80nC$	total gate charge of the MOSFET .
$\tau=100\mu s$	transient time constant for the coupling capacitor voltage ( $V_C$ ). This is the start-up time constant as well to establish the initial value of $V_C$ .

The design starts by determining the maximum value of the gate pull down resistor. During power-up,  $R_{GS}$  must be low enough to keep the MOSFET off. When the voltage rises across the drain-source terminal, the  $C_{GD}$  capacitor is charged and a current proportional to  $dV_{IN}/dt$  flows through  $R_{GS}$ . The MOSFET stays off if the voltage drop across  $R_{GS}$  remains below the gate threshold. Therefore, the maximum allowable  $R_{GS}$  value is:

$$R_{GS,MAX} = \frac{V_{TH}}{C_{GD,0} \cdot \frac{dV_{IN}}{dt}}$$

$$R_{GS,MAX} = \frac{2.7V}{1nF \cdot 200000 \frac{V}{s}} = 13.5k\Omega$$



The next step is to find the common solution for the required time constant and ripple voltage. The two equations are:

$$\tau = C_C \cdot R_{GS}$$

$$C_C = \frac{Q_G \cdot \tau \cdot f_{DRV}}{\Delta V_C \cdot \tau \cdot f_{DRV} - V_{DRV} \cdot D + V_C(D) \cdot D}$$

where  $V_C(D)$  is the coupling capacitor voltage as a function of the duty ratio. The second equation can be evaluated right away since all parameters are defined. In general,  $V_C(D) = D \cdot V_{DRV}$  if the clamp circuit is not used, and the expression has a local maximum at  $D = 0.5$ , which gives the minimum coupling capacitor value. In this application, the coupling capacitor voltage is limited to 3V by the zener clamp. Thus for  $D > 0.2$ , the coupling capacitor voltage is constant, and  $V_C = 3V$ . Consequently, the maximum value of the second equation is not at  $D = 0.5$ , but rather at the maximum duty cycle,  $D_{MAX}$ .

Before calculating  $C_C$ , another important limitation should be pointed out. In order to arrive at a meaningful positive capacitor value, the denominator of the second equation must be positive which sets a limit on the transient time constant. This limit is:

$$\tau_{MIN} = \frac{D \cdot (V_{DRV} - V_C(D))}{\Delta V_C \cdot f_{DRV}}$$

This function has a maximum value at  $D = 0.5$  if the clamp circuit is not used. With the clamp circuit,  $D = D_{MAX}$  will define the fastest possible transient response of the coupling capacitor voltage. Substituting the application parameters and using the appropriate equation for the clamp case yields the following values:

$$\tau_{MIN} = \frac{D_{MAX} \cdot (V_{DRV} - V_{CL})}{\Delta V_C \cdot f_{DRV}} \qquad \tau_{MIN} = \frac{0.8 \cdot (15V - 3V)}{1.5V \cdot 100kHz} = 64\mu s$$

$$C_C = \frac{Q_G \cdot \tau \cdot f_{DRV}}{\Delta V_C \cdot \tau \cdot f_{DRV} - D_{MAX} \cdot (V_{DRV} - V_{CL})} \qquad C_C = \frac{80nC \cdot 100\mu s \cdot 100kHz}{1.5V \cdot 100\mu s \cdot 100kHz - 0.8 \cdot (15V - 3V)} = 148nF$$

$$R_{GS} = \frac{\tau}{C_C} \qquad R_{GS} = \frac{100\mu s}{148nF} = 675\Omega$$

These results are acceptable because  $\tau_{MIN} < \tau$  and  $R_{GS,MAX} > R_{GS}$ , therefore all conditions are met. The worst case power dissipation of  $R_{GS}$  is 173mW at the maximum duty ratio of 0.8. If this value is not acceptable, selecting a longer time constant will increase the pull down resistor value. At the same time the power dissipation and the coupling capacitor value will decrease.


The last calculation is to compute the bypass capacitor value. Assuming a maximum of 1V ripple on the bias rail ( $\Delta V_{DRV} = 1V$ ) the following minimum bypass capacitance value will result:

$$C_{DRV} = \frac{Q_G}{\Delta V_{DRV}} + \frac{V_{DRV} - V_{CL}}{\Delta V_{DRV} \cdot R_{GS} \cdot f_{DRV}} \cdot D_{MAX} \qquad C_{DRV} = \frac{80nC}{1V} + \frac{15V - 3V}{1V \cdot 675\Omega \cdot 100kHz} \cdot 0.8 = 222nF$$

## APPENDIX E

### Gate Drive Transformer Design Example

The gate drive transformers for a phase shifted full-bridge converter will be designed according to the schematic diagram below:



In this example, the PWM controller has four high current output drivers on-board. The gate drive transformer design is based on the following application information:

- $f_{\text{CLOCK}}=400\text{kHz}$  the clock frequency.
- $f_{\text{DRV}}=200\text{kHz}$  the operating frequency of the gate drive transformers.
- $D_{\text{MAX}}=0.5$  maximum duty ratio of the gate drive transformer.
- $V_{\text{DRV}}=15\text{V}$  the bias voltage of the controller, which is also used to power the output drivers.

The first task is to choose the core size. A seasoned designer can pick the right core for the first try based on previous experience. But even then, like all magnetics problem solving, the gate drive transformer design might require a couple of iterations. For this application a Ferroxcube RM5/I core was selected with no airgap. The preferred choice of material is 3C94 because it has the highest permeability and lowest loss at 200kHz from the available selection.

- $A_e=24.8\text{mm}^2$  effective cross section area of the core.
- $V_e=574\text{mm}^3$  effective volume of the core.
- $B_{\text{SAT}}=0.35\text{T}$  saturation flux density of the ferrite material @ 100°C.
- $A_L=2\mu\text{H/turns}^2$  equivalent inductance per turns square.
- $B_{\text{PEAK}}=0.1\text{T}$  peak flux density in steady state operation. Remember, that during transient operation the transformer's flux can walk due to uneven duty cycles. Usually, a 3:1 margin is desirable.
- $\Delta B=0.2\text{T}$  peak-to-peak flux density in steady state operation.

Check the core loss under these conditions from the data sheet.

$P_V=200\text{kW/m}^3$  effective volumetric power dissipation of 3C94 @  $B_{PEAK}=0.1\text{T}$  and  $200\text{kHz}$ .  
(it is more meaningful to convert to  $0.2\text{mW/mm}^3$ .)

$$P_{CORE} = P_V \cdot V_e \qquad P_{CORE} = 0.2 \frac{\text{mW}}{\text{mm}^3} \cdot 574\text{mm}^3 = 115\text{mW}$$

The power dissipation of the RM5/I core is 115mW which is acceptable. Next, calculate the primary number of turns according to:

$$N_p = \frac{V_{DRV} \cdot D_{MAX}}{\Delta B \cdot A_e \cdot f_{DRV}} \qquad N_p = \frac{15\text{V} \cdot 0.5}{0.2\text{T} \cdot 24.8\text{mm}^2 \cdot 200\text{kHz}} = 7.56 \text{ turns}$$

The next higher full turn is selected,  $N_p=8$  turns. Since voltage scaling is not required in this gate drive transformer, the two secondary windings have 8 turns as well. In order to minimize leakage inductance and AC winding resistance, each winding should occupy a single layer only. The following data is needed to execute the winding design:

$W_w=4.7\text{mm}$  the winding width from the data sheet of the coil former.  
 $MLT=24.9\text{mm}$  the average length of turn also from the coil former data sheet.

Considering that at the termination  $N+1$  wires are side by side, the corresponding wire diameter is:

$$d_w = \frac{W_w}{N_p + 1} \qquad d_w = \frac{4.7\text{mm}}{9} = 0.52\text{mm} = 20.5\text{mils}$$

The closest smaller diameter wire size according to the American Wire Gauge table is #25 and its characteristic data is:

$d_w=0.0199\text{mils}$  heavy built (double isolated) nominal diameter. ( $0.0199\text{mils}=0.506\text{mm}$ )  
 $\rho_w=32.37\Omega/1000\text{ft}$ . normalized wire resistance. ( $32.37\Omega/1000\text{ft}=0.1062\text{m}\Omega/\text{mm}$ )

The DC winding resistance is:

$$R_{W,DC} = N_p \cdot MLT \cdot \rho_w \qquad R_{W,DC} = 8 \cdot 24.9\text{mm} \cdot 0.1062 \frac{\text{m}\Omega}{\text{mm}} = 21.2\text{m}\Omega$$

Next, check the AC resistance based on Dowell's curves according to the following steps:

$$D_{PEN} = \frac{7.6}{\sqrt{f_{DRV}}} \qquad D_{PEN} = \frac{7.6}{\sqrt{200000}} = 0.017\text{cm}$$

$$Q = \frac{0.83 \cdot d_w}{D_{PEN}} \qquad Q = \frac{0.83 \cdot 0.506\text{mm}}{0.17\text{mm}} = 2.47$$

Entering Dowell's graph at  $Q=2.5$ , the single layer curve gives an  $R_{AC}/R_{DC}=3$  ratio, thus the AC resistance of the winding is  $R_{AC}=3 \cdot 21.2\text{m}\Omega=63.6\text{m}\Omega$ , which is quite acceptable.

The last step is to calculate the magnetizing inductance and current values:

$$L_M = A_L \cdot N^2$$

$$L_M = 2 \frac{\mu\text{H}}{\text{turns}^2} \cdot 8^2 = 128\mu\text{H}$$

$$I_{M,P} = \frac{\Delta I_M}{2} = \frac{1}{2} \cdot \frac{V_{\text{DRV}} \cdot D_{\text{MAX}}}{L_M \cdot f_{\text{DRV}}}$$

$$I_{M,P} = \frac{1}{2} \cdot \frac{15\text{V} \cdot 0.5}{128\mu\text{H} \cdot 200\text{kHz}} = 146\text{mA}$$

$$I_{M,RMS} = I_{M,P} \cdot \sqrt{\frac{D_{\text{MAX}}}{3}}$$

$$I_{M,RMS} = 146\text{mA} \cdot \sqrt{\frac{0.5}{3}} = 60\text{mA}$$


Based on the RMS value of the magnetizing current, the wire loss is:

$$P_W = I_{M,RMS}^2 \cdot R_{AC}$$

$$P_W = (60\text{mA})^2 \cdot 63.6\text{m}\Omega = 0.2\text{mW}$$

This result demonstrates that power dissipation in the winding is not an issue in the gate drive transformer. The high magnetizing inductance and low winding resistance are the most critical design parameters to achieve low droop in the gate drive waveform. Also notice that copper loss is based purely on AC resistance, because in an **ideal, steady state** operation there is no DC current in the windings.


Finally, the winding arrangement of the transformer is shown below. The primary is near the center post, then the low side, and the high side windings. All windings are in a single layer. The low side winding is utilized as a natural shield against parasitic capacitive currents between signal ground and the floating circuitry.



## APPENDIX F

### A Step by Step Design Example of a Ground Referenced and a Floating High Side Gate Driver for an Active Clamp Flyback Converter

The gate drive design process begins AFTER the power stage is designed and the power components are selected. The simplified final schematic diagram of the active clamp flyback converter is shown below.



The relevant operating parameters are:

$V_{DS1,off} = V_{DS2,off} = 285V$	the off state drain-to-source voltage of Q1 and Q2. Both transistors are switching between ground (0V) and $V_{IN} + V_{CLAMP}$ .
$I_{D1} = 2.7A$	the peak drain current of Q1 at turn-off.
$T_j = 100^\circ C$	the operating junction temperature of the devices.
$L_R = 14\mu H$	the resonant inductor of the active clamp flyback power stage.

The specified driver output impedances and gate drive parameters of the UCC3580-4 are:

#### **OUT1**

$V_{DRV} = 15V$   
 $D_{MAX1} = 0.7$   
 $f_{DRV} = 250kHz$   
 $R_{HI1} = 20\Omega$   
 $R_{LO1} = 10\Omega$

#### **OUT2**

$V_{DRV} = 15V$   
 $D_{MAX2} = 0.95$   
 $f_{DRV} = 250kHz$   
 $R_{HI2} = 33\Omega$   
 $R_{LO2} = 33\Omega$

The estimated MOSFET parameters according to the operating junction temperature and based on the methods demonstrated in the previous Appendix's are:

### IRFP350

$$\begin{aligned} Q_{G1} &= 135\text{nC} \\ C_{GD1} &= 148\text{pF} \\ C_{OSS1} &= 391\text{pF} \\ R_{G1,I} &= 1.2\Omega \\ V_{TH1} &= 3.2\text{V} \\ V_{GS1,Miller} &= 4.2\text{V} \end{aligned}$$

### IRF740

$$\begin{aligned} Q_{G2} &= 60\text{nC} \\ C_{GD2} &= 71\text{pF} \\ C_{OSS2} &= 195\text{pF} \\ R_{G2,I} &= 1.63\Omega \\ V_{TH2} &= 3.5\text{V} \\ V_{GS2,Miller} &= 4.8\text{V} \end{aligned}$$

Next, establish the  $dv/dt$  of the external resonant circuit and the  $dv/dt$  of the devices. At node A, the resonant inductor,  $L_R$ , charges and discharges the effective node capacitance. The inductor current barely changes during the short switching action, therefore it can be looked at as a DC current source. The node capacitance and the resulting  $dv/dt$  of the power stage are:

$$C_R = C_{OSS1} + C_{OSS2}$$

$$\frac{dv}{dt}_{RES} \approx \frac{I_{DI}}{C_R}$$

$$C_R = 391\text{pF} + 195\text{pF} = 586\text{pF}$$

$$\frac{dv}{dt}_{RES} \approx \frac{2.7\text{A}}{586\text{pF}} = 4.6 \frac{\text{kV}}{\mu\text{s}}$$

The turn-on  $dv/dt$  of the MOSFET and the  $dv/dt_{LIMIT}$  to prevent  $dv/dt$  induced turn-on assuming  $R_{GATE} = 0\Omega$  are:

$$\frac{dv}{dt}_{ON} = \frac{V_{DRV} - V_{GS,Miller}}{(R_{G,I} + R_{HI}) \cdot C_{GD}}$$

$$\frac{dv}{dt}_{Q1,ON} = \frac{15\text{V} - 4.2\text{V}}{(1.2\Omega + 20\Omega) \cdot 148\text{pF}} = 3.4 \frac{\text{kV}}{\mu\text{s}}$$

$$\frac{dv}{dt}_{Q2,ON} = \frac{15\text{V} - 4.8\text{V}}{(1.63\Omega + 33\Omega) \cdot 71\text{pF}} = 4.15 \frac{\text{kV}}{\mu\text{s}}$$


$$\frac{dv}{dt}_{LIMIT} = \frac{V_{TH}}{(R_{G,I} + R_{LO}) \cdot C_{GD}}$$

$$\frac{dv}{dt}_{Q1,LIMIT} = \frac{3.2\text{V}}{(1.2\Omega + 10\Omega) \cdot 148\text{pF}} = 1.93 \frac{\text{kV}}{\mu\text{s}}$$


$$\frac{dv}{dt}_{Q2,LIMIT} = \frac{3.5\text{V}}{(1.63\Omega + 33\Omega) \cdot 71\text{pF}} = 1.42 \frac{\text{kV}}{\mu\text{s}}$$

Since the resonant  $dv/dt$  is higher than the  $dv/dt_{LIMIT}$  calculated for both Q1 and Q2 transistors, a turn-off speed-up circuit must be used in both drive circuits. The selected low side and high side gate drive circuits are presented below:

### IRFP350 (Low Side Drive)



### IRF740 (High Side Drive)



Now, the  $dv/dt_{LIMIT}$  numbers must be re-calculated assuming that the drivers' output impedance is shunted out. Also, pay attention to the 0.7V voltage drop across the pn junction of the  $Q_{OFF}$  transistors.

$$\frac{dv}{dt}_{Q1,LIMIT} = \frac{3.2\text{V} - 0.7\text{V}}{1.2\Omega \cdot 148\text{pF}} = 14 \frac{\text{kV}}{\mu\text{s}}$$

$$\frac{dv}{dt}_{Q2,LIMIT} = \frac{3.5\text{V} - 0.7\text{V}}{1.63\Omega \cdot 71\text{pF}} = 24 \frac{\text{kV}}{\mu\text{s}}$$

The next step is to calculate the gate resistor values. The gate resistor sets the turn-on dv/dt of the device which must be lower than the dv/dt<sub>LIMIT</sub>. Slowing down the turn-on dv/dt might be beneficial to reduce EMI and to decrease reverse recovery problems in the rectifier diodes. For this design the turn-on dv/dt of both transistors is limited below 2.3kV/us. This value was selected to be half of the resonant dv/dt calculated before under full load conditions. Accordingly:

$$\frac{dv}{dt}_{ON} = \frac{V_{DRV} - V_{GS,Miller}}{(R_{HI} + R_{GATE} + R_{G,I}) \cdot C_{GD}} \quad \rightarrow \quad R_{GATE} = \frac{V_{DRV} - V_{GS,Miller}}{\frac{dv}{dt}_{ON} \cdot C_{GD}} - (R_{HI} + R_{G,I})$$

and

$$R_{GATE1} = \frac{15V - 4.2V}{2.3 \frac{kV}{\mu s} \cdot 148pF} - (20\Omega + 1.2\Omega) = 10.5\Omega \quad R_{GATE2} = \frac{15V - 4.8V}{2.3 \frac{kV}{\mu s} \cdot 71pF} - (33\Omega + 1.6\Omega) = 27\Omega$$

At this point the low side driver is fully defined. The procedure continues with the gate drive transformer design. The details of this calculation are omitted here. A step by step example is given in Appendix E. The gate drive transformer's relevant characteristics for further calculations are:

$L_M=100\mu H$  the magnetizing inductance of the transformer.  
 $I_{M,P}=75mA$  the maximum peak value of the magnetizing current at  $D=0.5$ .

There are two coupling capacitors in the high side driver circuitry, and their values are calculated next. Assume  $\Delta V_{C1}=0.65V$  and  $\Delta V_{C2}=0.65V$ . The sum of these two ripple components will be present at the gate of Q2 ( $\Delta V_{GATE}=1.3V$ ).

$$C_{C2} = \frac{Q_{G2}}{\Delta V_{C2}} + \frac{(V_{DRV} - V_{D,FW}) \cdot D_{MAX}}{\Delta V_{C2} \cdot R_{GS} \cdot f_{DRV}} \quad C_{C2} = \frac{60nC}{0.65V} + \frac{(15V - 0.7V) \cdot 0.95}{0.65V \cdot 10k\Omega \cdot 250kHz} = 100nF$$

$$C_{C1} = \frac{Q_{G2}}{\Delta V_{C1}} + \frac{(V_{DRV} - V_{D,FW}) \cdot D}{\Delta V_{C1} \cdot R_{GS} \cdot f_{DRV}} + \frac{V_{DRV} \cdot (D^2 - D^3)}{\Delta V_{C1} \cdot 4 \cdot L_M \cdot f_{DRV}^2}$$

where  $D=0.68$ , corresponding to the maximum of the  $C_{C1}$  equation above.

$$C_{C1} = \frac{60nC}{0.65V} + \frac{(15V - 0.7V) \cdot 0.68}{0.65V \cdot 10k\Omega \cdot 250kHz} + \frac{15V \cdot (0.68^2 - 0.68^3)}{0.65V \cdot 4 \cdot 100\mu H \cdot (250kHz)^2} = 235nF$$

Verify the start-up time constant of the AC coupling network:

$$\tau = \frac{2 \cdot \pi \cdot f_{DRV} \cdot L_M \cdot R_{GS} \cdot C_{C1}}{2 \cdot \pi \cdot f_{DRV} \cdot L_M + R_{GS}} \quad \tau = \frac{2 \cdot \pi \cdot 250kHz \cdot 100\mu H \cdot 10k\Omega \cdot 235nF}{2 \cdot \pi \cdot 250kHz \cdot 100\mu H + 10k\Omega} = 36\mu s$$

Check the gate power loss and the power dissipation of the UCC3850 output drivers:

$$P_{GATE} = V_{DRV} \cdot (Q_{G1} + Q_{G2}) \cdot f_{DRV} \quad P_{GATE} = 15V \cdot (135nC + 60nC) \cdot 250kHz = 731mW$$

$$P_{OUT1} = \frac{1}{2} \cdot \frac{R_{HI1}}{R_{HI1} + R_{GATE1} + R_{G1,I}} \cdot Q_{G1} \cdot V_{DRV} \cdot f_{DRV} \quad P_{OUT1} = \frac{0.5 \cdot 20\Omega \cdot 135nC \cdot 15V \cdot 250kHz}{20\Omega + 10\Omega + 1.2\Omega} = 162mW$$

$$P_{OUT2} = \frac{1}{2} \cdot \frac{R_{HI2}}{R_{HI2} + R_{GATE2} + R_{G2,I}} \cdot Q_{G2} \cdot V_{DRV} \cdot f_{DRV} + \frac{I_{M,P}^2}{3} \cdot R_{HI2}$$

$$P_{\text{OUT2}} = \frac{0.5 \cdot 33\Omega \cdot 60\text{nC} \cdot 15\text{V} \cdot 250\text{kHz}}{33\Omega + 27\Omega + 1.2\Omega} + \frac{(75\text{mA})^2}{3} \cdot 33\Omega = 122\text{mW}$$

The UCC3580 dissipates 284mW of the total 731mW gate drive power loss.

Lastly, the bypass capacitor value is calculated. The bypass capacitor supplies the gate charge for both MOSFETs, the currents through the two gate pull down resistors,  $R_{\text{GS1}}$  and  $R_{\text{GS2}}$ , and the magnetizing current of the gate drive transformer. Its value can be estimated by:

$$C_{\text{DRV}} \approx \frac{Q_{\text{G1}} + Q_{\text{G2}}}{\Delta V_{\text{DRV}}} + \frac{V_{\text{DRV}} \cdot D_{\text{MAX1}}}{\Delta V_{\text{DRV}} \cdot R_{\text{GS1}} \cdot f_{\text{DRV}}} + \frac{(V_{\text{DRV}} - V_{\text{D,FW}}) \cdot D_{\text{MAX1}}}{\Delta V_{\text{DRV}} \cdot R_{\text{GS2}} \cdot f_{\text{DRV}}} + \frac{V_{\text{DRV}} \cdot (D_{\text{MAX1}}^2 - D_{\text{MAX1}}^3)}{\Delta V_{\text{DRV}} \cdot 4 \cdot L_{\text{M}} \cdot f_{\text{DRV}}^2}$$

$$C_{\text{DRV}} \approx \frac{135\text{nC} + 60\text{nC}}{1\text{V}} + \frac{15\text{V} \cdot 0.7}{1\text{V} \cdot 10\text{k}\Omega \cdot 250\text{kHz}} + \frac{(15\text{V} - 0.7\text{V}) \cdot 0.7}{1\text{V} \cdot 10\text{k}\Omega \cdot 250\text{kHz}} + \frac{15\text{V} \cdot (0.7^2 - 0.7^3)}{1\text{V} \cdot 4 \cdot 100\mu\text{H} \cdot (250\text{kHz})^2} = 291\text{nF}$$



## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265